

JUL 09 1976

**CONTENTS**  
**3 - 37**

**ISSUE NUMBER AND DATE**

	PAGE NUMBER	ISSUE NUMBER AND DATE											
		6-29-76											
PAGE INDEX SUPPORTING INFORMATION	A1	1											
APPLICATION	B1 to B4	1  1											
COMMANDS	C1 to C32	1  1											

THE CONTENT OF THIS MATERIAL IS PROPRIETARY AND CONSTITUTES A TRADE SECRET. IT IS FURNISHED PURSUANT TO WRITTEN AGREEMENTS OR INSTRUCTIONS LIMITING THE EXTENT OF DISCLOSURE. ITS FURTHER DISCLOSURE IN ANY FORM WITHOUT THE WRITTEN PERMISSION OF ITS OWNER, WESTERN ELECTRIC COMPANY, INCORPORATED, IS PROHIBITED.

PAGE INDEX NOTES	SUPPORTING INFORMATION	
	CATEGORY	NUMBER
1. WHEN CHANGES ARE MADE IN THIS DOCUMENT ONLY THOSE PAGES AFFECTED WILL BE REISSUED. 2. THIS PAGE INDEX WILL BE REISSUED AND BROUGHT UP TO DATE EACH TIME ANY PAGE OF THE DOCUMENT IS REISSUED, OR A NEW PAGE IS ADDED. 3. THE ISSUE NUMBER ASSIGNED TO A CHANGED OR NEW PAGE WILL BE THE SAME ISSUE NUMBER AS THAT OF THE PAGE INDEX. 4. PAGES THAT ARE NOT CHANGED WILL RETAIN THEIR EXISTING ISSUE NUMBER. 5. THE LAST ISSUE NUMBER OF THE PAGE INDEX IS RECOGNIZED AS THE LATEST ISSUE NUMBER OF THE DOCUMENT AS A WHOLE.	MAINTENANCE REFERENCE MANUAL	PK-1C900
	COMMON SYSTEMS  3A CC  COMMAND MANUAL	AT&TCo PROV  PK-1C901-01-A1 37 PAGES
	BELL LABORATORIES	

## APPLICATION

### 1. INTRODUCTION

1.01 THE SECTIONS OF THIS SPECIFICATION CONSTITUTE THE COMMAND MANUAL FOR THE 3ACC. ALL THE 3ACC COMMANDS ARE INCLUDED, TOGETHER WITH A DETAILED DESCRIPTION OF EACH, AND GENERAL INSTRUCTIONS FOR THEIR USE IN PROGRAMMING.

### 2. DESCRIPTION

2.01 THIS SPECIFICATION DESCRIBES ALL THE COMMANDS IN THE 3ACC INSTRUCTION SET SO THAT THE PROGRAMMER MAY SELECT THE INSTRUCTIONS BEST SUITED TO THE TASK BEING PROGRAMMED. THE MANUAL CONTAINS A DETAILED DESCRIPTION OF EACH INSTRUCTION, AND THE CONDITIONS THAT MUST BE SET UP PRIOR TO THEIR USE. THE APPROXIMATE TIME INTERVAL REQUIRED TO EXECUTE EACH COMMAND IS SUPPLIED FOR EACH.

### 4. GENERAL NOTES AND EXPLANATIONS

4.01 EACH COMMAND IS ILLUSTRATED AS IT APPEARS IN THE FULL PROGRAM STORE WORD. CERTAIN COMMANDS ARE DOUBLE WORD COMMANDS AND ARE SO DEPICTED.

4.02 IN THE ILLUSTRATION OF THE PROGRAM STORE WORD, PH AND PL STAND FOR THE PARITY HIGH AND PARITY LOW BITS RESPECTIVELY.

4.03 IN THE ILLUSTRATION OF THE PROGRAM STORE WORD, BA STANDS FOR BRANCH ALLOWED. IF A BRANCH IS MADE TO A PROGRAM STORE WORD, THAT WORD MUST HAVE THE BA BIT SET EQUAL TO ONE OR A BRANCH ERROR WILL BE GENERATED. EXTRACTION OF DATA IS NOT CONSIDERED TO BE A BRANCH.

4.04 A MICROSTORE CYCLE IS DEFINED AS 150 NSEC.

4.05 THE OPERATION CODES THAT ARE SHOWN IN THE PROGRAM STORE WORD ILLUSTRATIONS ARE IN HEXADECIMAL.

4.06 CP CODE MNEMONICS BEGINNING WITH:

A	INDICATES	ADD
B	INDICATES	BRANCH
C	INDICATES	COMPARE OR COMPLEMENT
EX	INDICATES	EXCHANGE
I	INDICATES	INSERT
L	INDICATES	LOAD
M	INDICATES	MAINTENANCE
N	INDICATES	AND
C	INDICATES	INCLUSIVE OR
PL	INDICATES	ROTATE LEFT
PP	INDICATES	ROTATE RIGHT
S	INDICATES	SET OR SUBTRACT
ST	INDICATES	STORE
T	INDICATES	TEST
Y	INDICATES	EXCLUSIVE OR
Z	INDICATES	ZERO

4.07 SYMBOLS USED IN COMMAND DESCRIPTIONS:

*	AND
	OR
~	NOT
WY	CONTENTS OF WORD IN MEMORY
CF	CONDITION FLIP-FLOP

APPLICATION

4.08 OPERAND SYMBOLS:

Px OF Py	ANY OF THE 16 GENERAL REGISTERS (R15-R0) WITHIN THE 3ACC. SEE PAGE C1.																																																
Ps	ANY OF THE 16 SPECIAL REGISTERS WITHIN THE 3ACC. SEE PAGE C11 AND TABLE BELOW.																																																
	<table border="0"> <tr><td>AI</td><td>==&gt;</td><td>ADDRESS INPUT REGISTER - ADDRESS MATCH FUNCTION</td></tr> <tr><td>AK</td><td>==&gt;</td><td>ADDRESS MASK REGISTER - ADDRESS MATCH FUNCTION</td></tr> <tr><td>DB</td><td>==&gt;</td><td>DISPLAY BUFFER - PANEL DISPLAY</td></tr> <tr><td>DI</td><td>==&gt;</td><td>DATA INPUT REGISTER - DATA MATCH FUNCTION</td></tr> <tr><td>DK</td><td>==&gt;</td><td>DATA MASK REGISTER - DATA MATCH FUNCTION</td></tr> <tr><td>ER</td><td>==&gt;</td><td>ERROR REGISTER</td></tr> <tr><td>IM</td><td>==&gt;</td><td>INTERRUPT MASK REGISTER</td></tr> <tr><td>IS</td><td>==&gt;</td><td>INTERRUPT SET REGISTER (READ ONLY)</td></tr> <tr><td>MCHB</td><td>==&gt;</td><td>MAINTENANCE CHANNEL BUFFER REGISTER</td></tr> <tr><td>MCHTR</td><td>==&gt;</td><td>MAINTENANCE CHANNEL TRANSMIT/RECEIVE REGISTER (LOAD ONLY)</td></tr> <tr><td>MMSR</td><td>==&gt;</td><td>MAIN MEMORY STATUS REGISTER</td></tr> <tr><td>MS</td><td>==&gt;</td><td>MAINTENANCE STATES REGISTER</td></tr> <tr><td>PA</td><td>==&gt;</td><td>PROGRAM ADDRESS REGISTER</td></tr> <tr><td>SAR</td><td>==&gt;</td><td>STORE ADDRESS REGISTER</td></tr> <tr><td>SS</td><td>==&gt;</td><td>SYSTEM STATUS REGISTER</td></tr> <tr><td>TI</td><td>==&gt;</td><td>TIMER (PEAD ONLY)</td></tr> </table>	AI	==>	ADDRESS INPUT REGISTER - ADDRESS MATCH FUNCTION	AK	==>	ADDRESS MASK REGISTER - ADDRESS MATCH FUNCTION	DB	==>	DISPLAY BUFFER - PANEL DISPLAY	DI	==>	DATA INPUT REGISTER - DATA MATCH FUNCTION	DK	==>	DATA MASK REGISTER - DATA MATCH FUNCTION	ER	==>	ERROR REGISTER	IM	==>	INTERRUPT MASK REGISTER	IS	==>	INTERRUPT SET REGISTER (READ ONLY)	MCHB	==>	MAINTENANCE CHANNEL BUFFER REGISTER	MCHTR	==>	MAINTENANCE CHANNEL TRANSMIT/RECEIVE REGISTER (LOAD ONLY)	MMSR	==>	MAIN MEMORY STATUS REGISTER	MS	==>	MAINTENANCE STATES REGISTER	PA	==>	PROGRAM ADDRESS REGISTER	SAR	==>	STORE ADDRESS REGISTER	SS	==>	SYSTEM STATUS REGISTER	TI	==>	TIMER (PEAD ONLY)
AI	==>	ADDRESS INPUT REGISTER - ADDRESS MATCH FUNCTION																																															
AK	==>	ADDRESS MASK REGISTER - ADDRESS MATCH FUNCTION																																															
DB	==>	DISPLAY BUFFER - PANEL DISPLAY																																															
DI	==>	DATA INPUT REGISTER - DATA MATCH FUNCTION																																															
DK	==>	DATA MASK REGISTER - DATA MATCH FUNCTION																																															
ER	==>	ERROR REGISTER																																															
IM	==>	INTERRUPT MASK REGISTER																																															
IS	==>	INTERRUPT SET REGISTER (READ ONLY)																																															
MCHB	==>	MAINTENANCE CHANNEL BUFFER REGISTER																																															
MCHTR	==>	MAINTENANCE CHANNEL TRANSMIT/RECEIVE REGISTER (LOAD ONLY)																																															
MMSR	==>	MAIN MEMORY STATUS REGISTER																																															
MS	==>	MAINTENANCE STATES REGISTER																																															
PA	==>	PROGRAM ADDRESS REGISTER																																															
SAR	==>	STORE ADDRESS REGISTER																																															
SS	==>	SYSTEM STATUS REGISTER																																															
TI	==>	TIMER (PEAD ONLY)																																															
PA= PA0 OF P12	GENERAL REGISTER ADDRESS PAIR OF P12 AND P13 USED TO CONTAIN A 20-BIT ADDRESS (BITS 3-0 OF R12 AND BITS 15-0 OF R13)																																																
PA= PA1 OR P14	GENERAL REGISTER ADDRESS PAIR OF P14 AND R15 USED TO CONTAIN A 20-BIT ADDRESS (BITS 3-0 OF R14 AND BITS 15-0 OF P15)																																																
E	BIT POSITION																																																
I	IMMEDIATE DATA																																																
M	MASK																																																
N	4-BIT NUMBER (IMMEDIATE DATA OR INDEX)																																																
OFFSET	8-BIT INDEX NUMBER																																																
X	LOW 8 BITS OF AN ADDRESS																																																
Y	MEMORY ADDRESS LOCATION																																																

INSTRUCTION	LENGTH	PAGE NUMBER
AI Px, I	D	17
AN Px, N	S	17
AR Px, Py	S	17
AIS Y	D	17
R Y	S	17
EC Y	S	12
RCL Y	D	12
RL Y	D	13
RNC Y	S	12
ENCL Y	D	13
BPAX Rx	S	13
BP N(RA)	S	14
BRX Fx (FA)	S	12
ISA Y	D	14
PSAI Y	S	14
BTSFA	S	14
BTSAG	S	15
RTSAGN N	S	15
BTSAN N	S	16
BX Px, Y	D	15
CI Px, I	D	13
CIPM Px, I, N, M	D	21
COFL N (PA)	S	21
COFLY Rx (PA)	S	30
COM Px [ , Py ]	S	30
CONL N (PA)	S	19
CCNLX Fx (PA)	S	29
CR Px, Py	S	29
CRM Px, Py, M	S	29
FXP Px, Py	S	20
FLZ Px, Ry	D	21
GA	S	9
GN Rx, N	S	22
HA	S	8
HALT	S	8
HN Rx, N	S	7
ICF Px, N	S	32
IRM Px, Py, M	S	8
L Px, N (RA)	S	8
LA Rx, N (RA)	S	25
LAL Px, Y, RA	D	9
LAX Px, Py (RA)	S	2
LI Px, I	D	2
LL Rx, Y	D	3
LN Rx, N	S	3
LR Rx, Ry	S	1
LRM Fx, Py, M	D	3
LPS Px, Ps	S	9
LSP Ps, Rx	S	9
LX Rx, Py (RA)	S	10
MI	D	10
MIS	D	2
MSTF N (PA)	D	32
MSTFX Rx (PA)	D	32
NI Px, I	D	31
NOP	S	31
NR Rx, Ry	S	19
OI Rx, I	D	32
OR Rx, Py	S	19
PACK R#	S	19
PIE	S	20
PL Px, Ry	S	11
PLN Px, N	S	16
PR Rx, Py	S	21
RRN Fx, N	S	21
SBN Px, B	S	22
SFP Fx, Py	S	22
SBS N (RA), B	S	22
SCF	S	23
SI Px, I	D	23
SIO	S	23
SMIC	S	18
SN Px, N	S	27
SOP	S	27
SP Rx, Ry	S	18
ST Px, N (PA)	S	23
STA Px, N (PA)	S	18
STAF N (RA)	D	4
STAFX Px (PA)	D	4
STAL Rx, Y, PA	D	5
STAX Rx, Py (RA)	S	6
STL Fx, Y	D	4
	D	5
	D	4

## 3A CC --- INSTRUCTION SET INDEX

INSTRUCTION	LENGTH	PAGE NUMBER
STM P <sub>x</sub> ,N(PA),M	D	6
STVM P <sub>x</sub> ,N(PA)	S	6
STX P <sub>x</sub> ,P <sub>y</sub> (RA)	S	5
TPN P <sub>x</sub> ,P	S	26
TBR P <sub>x</sub> ,P <sub>y</sub>	S	26
TBS N(PA),P	S	26
TCC1	S	26
TCH	S	26
TIO	S	28
TMIO	S	27
TPPH P <sub>x</sub>	S	28
TPPL P <sub>x</sub>	S	25
TSPPH P <sub>s</sub>	S	25
TSRPI P <sub>s</sub>	S	25
TZ P <sub>x</sub>	S	25
UNPF P <sub>s</sub>	S	22
XI P <sub>x</sub> ,I	D	11
XP P <sub>x</sub> ,P <sub>y</sub>	S	20
7BN P <sub>x</sub> ,B	S	20
ZBR P <sub>x</sub> ,P <sub>y</sub>	S	24
ZBS N(PA),B	S	24
ZCF	S	24
ZIO	S	24
ZOP	S	28
ZR P <sub>x</sub>	S	24
	S	9

MEMORY TO REGISTER OPERATIONS

DEFINITION OF ADDRESSABLE 16-BIT GENERAL PURPOSE REGISTERS

0		REGISTER 0																																
1		REGISTER 1																																
2		REGISTER 2																																
3		REGISTER 3																																
4		REGISTER 4																																
5		REGISTER 5																																
6		REGISTER 6																																
7		REGISTER 7																																
8		REGISTER 8																																
9		REGISTER 9 ALSO USED FOR INPUT/OUTPUT																																
10		REGISTER 10 ALSO USED FOR INPUT/OUTPUT																																
11		REGISTER 11 ALSO USED FOR INPUT/OUTPUT																																
12		REGISTER 12 ALSO USED FOR MEMORY ADDRESSING																																
13		REGISTER 13 ALSO USED FOR MEMORY ADDRESSING																																
14		REGISTER 14 ALSO USED FOR MEMORY ADDRESSING																																
15		REGISTER 15 ALSO USED FOR MEMORY ADDRESSING																																
17		16		15		14		13		12		11		10		9		8		7		6		5		4		3		2		1		0

LL Rx,Y                      LOAD Rx WITH THE CONTENTS OF MEMORY AT LOCATION Y

PH		PL		BA		OP CODE 31											Rx		BITS(19-16) OF Y															
PH		PL		BITS(15-0) OF Y																														
17		16		15		14		13		12		11		10		9		8		7		6		5		4		3		2		1		0

1. LOAD Rx WITH THE CONTENTS OF MEMORY AT LOCATION Y.
2. MEMORY AT LOCATION Y IS UNCHANGED.

APPROXIMATE EXECUTION TIME 3.75 MICROSECONDS

I.A.I. P<sub>x</sub>, Y, P<sub>A</sub>

LOAD P<sub>x</sub> WITH THE CONTENTS OF MEMORY AT LOCATION Y AND SET P<sub>A</sub> TO Y

PH	PL	BA	OP CODES 32/33								R <sub>x</sub>	BITS(19-16) OF Y						
PH	PL	BITS(15-0) OF Y																
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. LOAD P<sub>x</sub> WITH THE CONTENTS OF MEMORY AT LOCATION Y AND SET P<sub>A</sub> TO Y.
2. P<sub>x</sub> SHOULD NOT BE EQUAL TO EITHER MEMBER OF THE RA REGISTER PAIR.
3. MEMORY AT LOCATION Y IS UNCHANGED.

NOTE: BIT 8 IS DETERMINED BY THE VALUE OF P<sub>A</sub>. IT IS 0 FOR P<sub>A</sub>=12 AND 1 FOR P<sub>A</sub>=14.  
 BITS(15-4) OF GENERAL REGISTER 12/14 ARE NOT CHANGED BY THIS INSTRUCTION.  
 SEE NOTE CONCERNING P<sub>A</sub> ON PAGE B2.

APPROXIMATE EXECUTION TIME 3.90 MICROSECONDS

L R<sub>x</sub>, N(P<sub>A</sub>)

LOAD R<sub>x</sub> WITH THE CONTENTS OF MEMORY AT LOCATION P<sub>A</sub> INDEXED BY N

PH	PL	BA	OP CODES 40/41								R <sub>x</sub>	N						
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. LOAD R<sub>x</sub> WITH THE CONTENTS OF MEMORY AT LOCATION DETERMINED BY ADDING N TO P<sub>A</sub>.

NOTE: BIT 8 IS DETERMINED BY THE VALUE OF P<sub>A</sub>. IT IS 0 FOR P<sub>A</sub>=12 AND 1 FOR P<sub>A</sub>=14.  
 SEE NOTE CONCERNING P<sub>A</sub> ON PAGE B2.

APPROXIMATE EXECUTION TIME 2.55 MICROSECONDS

LA R<sub>x</sub>, N(P<sub>A</sub>)

LOAD R<sub>x</sub> FROM MEMORY AT LOCATION P<sub>A</sub> INDEXED BY N AND UPDATE P<sub>A</sub>

PH	PL	BA	OP CODES 42/43								R <sub>x</sub>	N						
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. LOAD R<sub>x</sub> WITH THE CONTENTS OF MEMORY AT LOCATION DETERMINED BY ADDING N TO P<sub>A</sub> AND UPDATE P<sub>A</sub>.
2. R<sub>x</sub> SHOULD NOT BE EQUAL TO EITHER MEMBER OF THE RA REGISTER PAIR.

NOTE: BIT 8 IS DETERMINED BY THE VALUE OF P<sub>A</sub>. IT IS 0 FOR P<sub>A</sub>=12 AND 1 FOR P<sub>A</sub>=14.  
 BITS(15-4) OF GENERAL REGISTER 12/14 ARE NOT CHANGED BY THIS INSTRUCTION.  
 SEE NOTE CONCERNING P<sub>A</sub> ON PAGE B2.

APPROXIMATE EXECUTION TIME 2.55 MICROSECONDS

LX R<sub>x</sub>, R<sub>y</sub>(P<sub>A</sub>)

LOAD R<sub>x</sub> WITH THE CONTENTS OF MEMORY AT LOCATION P<sub>A</sub> INDEXED BY R<sub>y</sub>


PH	PL	BA	OP CODES 44/45								R <sub>x</sub>	R <sub>y</sub>						
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. LOAD R<sub>x</sub> WITH THE CONTENTS OF MEMORY AT LOCATION DETERMINED BY ADDING R<sub>y</sub> TO P<sub>A</sub>.

NOTE: BIT 8 IS DETERMINED BY THE VALUE OF P<sub>A</sub>. IT IS 0 FOR P<sub>A</sub>=12 AND 1 FOR P<sub>A</sub>=14.  
 SEE NOTE CONCERNING P<sub>A</sub> ON PAGE B2.

APPROXIMATE EXECUTION TIME 2.55 MICROSECONDS

LAX Rx,Ry(PA)      LOAD Px FROM MEMORY AT LOCATION RA INDEXED BY Ry AND UPDATE RA




1. LOAD Px WITH THE CONTENTS OF MEMORY AT LOCATION DETERMINED BY ADDING Ry TO RA AND UPDATE RA.
2. Rx SHOULD NOT BE EQUAL TO EITHER MEMBER OF THE RA REGISTER PAIR.

NOTE: BIT 8 IS DETERMINED BY THE VALUE OF RA. IT IS 0 FOR PA=12 AND 1 FOR RA=14.  
 BITS (15-8) OF GENERAL REGISTER 12/14 ARE NOT CHANGED BY THIS INSTRUCTION.  
 SEE NOTE CONCERNING RA ON PAGE B2.

APPROXIMATE EXECUTION TIME 2.55 MICROSECONDS


LI Rx,I      LOAD Px WITH 16 BITS OF IMMEDIATE DATA, I



1. LOAD Rx WITH I.

APPROXIMATE EXECUTION TIME 2.40 MICROSECONDS

LN Rx,N      LOAD Rx WITH 4 BITS OF IMMEDIATE DATA, N



1. ZERO BITS (15-4) OF Px.
2. LOAD Px BITS (3-0) WITH N.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

REGISTER TO MEMORY OPERATIONS

STL Rx, Y                      STORE R<sub>x</sub> IN MEMORY AT LOCATION Y

PH	PL	BA	OP CODE 39								Rx	BITS (19-16) OF Y							
PH	PL	BITS (15-0) OF Y																	
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. STORE R<sub>x</sub> IN MEMORY AT LOCATION Y.
2. R<sub>x</sub> IS UNCHANGED.

APPROXIMATE EXECUTION TIME 3.75 MICROSECONDS

STAL R<sub>x</sub>, Y, RA                      STORE R<sub>x</sub> IN MEMORY AT LOCATION Y AND SET RA TO Y

PH	PL	BA	OP CODES 3A/3B								Rx	BITS (19-16) OF Y							
PH	PL	BITS (15-0) OF Y																	
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. STORE R<sub>x</sub> IN MEMORY AT LOCATION Y AND SET RA TO Y.
2. R<sub>x</sub> SHOULD NOT BE EQUAL TO EITHER MEMBER OF THE RA REGISTER PAIR.
3. R<sub>x</sub> IS UNCHANGED.

NOTE: BIT 8 IS DETERMINED BY THE VALUE OF RA. IT IS 0 FOR RA=12 AND 1 FOR RA=14.  
BITS (15-4) OF GENERAL REGISTER 12/14 ARE NOT CHANGED BY THIS INSTRUCTION.  
SEE NOTE CONCERNING RA ON PAGE B2.

APPROXIMATE EXECUTION TIME 4.05 MICROSECONDS

ST R<sub>x</sub>, N(RA)                      STORE R<sub>x</sub> IN MEMORY AT LOCATION RA INDEXED BY N

PH	PL	BA	OP CODES 48/49								Rx	N							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. STORE R<sub>x</sub> AT LOCATION DETERMINED BY ADDING N TO RA.
2. R<sub>x</sub> IS UNCHANGED.

NOTE: BIT 8 IS DETERMINED BY THE VALUE OF RA. IT IS 0 FOR RA=12 AND 1 FOR RA=14.  
SEE NOTE CONCERNING RA ON PAGE B2.

APPROXIMATE EXECUTION TIME 2.70 MICROSECONDS

STA R<sub>x</sub>, N(RA)                      STORE R<sub>x</sub> IN MEMORY AT LOCATION RA INDEXED BY N AND UPDATE RA

PH	PL	BA	OP CODES 4A/4B								Rx	N							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. STORE R<sub>x</sub> AT LOCATION DETERMINED BY ADDING N TO RA AND UPDATE RA.
2. R<sub>x</sub> SHOULD NOT BE EQUAL TO EITHER MEMBER OF THE RA REGISTER PAIR.
3. R<sub>x</sub> IS UNCHANGED.

NOTE: BIT 8 IS DETERMINED BY THE VALUE OF RA. IT IS 0 FOR RA=12 AND 1 FOR RA=14.  
BITS (15-4) OF GENERAL REGISTER 12/14 ARE NOT CHANGED BY THIS INSTRUCTION.  
SEE NOTE CONCERNING RA ON PAGE B2.

APPROXIMATE EXECUTION TIME 2.70 MICROSECONDS

STX Rx,Ry(PA)      STOPP Rx IN MEMORY AT LOCATION RA INDEXED BY Ry

PH	PL	RA	OP CODES 8C/4D								Rx	Ry							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. STORE Px AT LOCATION DETERMINED BY ADDING Ry TO RA.
2. Rx IS UNCHANGED.

NOTE: BIT 8 IS DETERMINED BY THE VALUE OF RA. IT IS 0 FOR PA=12 AND 1 FOR RA=14.  
SEE NOTE CONCERNING PA ON PAGE B2.

APPROXIMATE EXECUTION TIME 2.70 MICROSECONDS

STAX Rx,Ry(RA)      STORE Rx IN MEMORY AT LOCATION RA INDEXED BY Ry AND UPDATE RA

PH	PL	BA	OP CODES 4E/4F								Rx	Ry							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. STORE Px AT LOCATION DETERMINED BY ADDING Ry TO RA.
2. Rx SHOULD NOT BE EQUAL TO EITHER MEMBER OF THE RA REGISTER PAIR.
3. Rx IS UNCHANGED.

NOTE: BIT 8 IS DETERMINED BY THE VALUE OF RA. IT IS 0 FOR RA=12 AND 1 FOR RA=14.  
BITS(15-8) OF GENERAL REGISTER 12/14 ARE NOT CHANGED BY THIS INSTRUCTION.  
SEE NOTE CONCERNING RA ON PAGE B2.

APPROXIMATE EXECUTION TIME 2.70 MICROSECONDS

STAF N(PA)      STORE ACCESS FUNCTION USING REGISTER 0 AT LOCATION RA INDEXED BY N

PH	PL	BA	OP CODE 7C								0/1	N							
PH	PL	BEC0	CW0	BDSR1	BDSR0	ISO1	ISO0	UPD1	UPD0	IDL1	IDL0	RW1	RW0	MM21	MM20	MM11	MM10		
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. COMPUTE THE EFFECTIVE ADDRESS FOR THIS INSTRUCTION BY ADDING N TO PA.
2. SAVE THE CONTENTS OF THE MAIN MEMORY STATUS REGISTER.
3. LOAD THE MAIN MEMORY STATUS REGISTER FROM THE SECOND WORD OF THIS INSTRUCTION.  
THE ISOLATE BITS ARE LEFT AS THEY WERE ON ENTRY.
4. PERFORM THE INDICATED READ/WRITE OPERATION USING REGISTER 0 AS DESTINATION/SOURCE FOR THE DATA.
5. PARITY IS CORRECTED ON THE DATA RECEIVED FROM THE STORE BEFORE IT IS PLACED IN REGISTER 0.
6. ZERO THE CF.
7. IF A STORE ERROR OCCURS:
  - A. THE CF IS SET EQUAL TO ONE.
  - B. THE ER IS CLEARED.
8. RESTORE THE PREVIOUSLY SAVED CONTENTS OF THE MAIN MEMORY STATUS REGISTER.
9. THIS INSTRUCTION KEEPS AN INTERNAL TIMER TO PREVENT THE CC FROM HANGING.  
IF THE INSTRUCTION TIMPS OUT, REGISTER 0 IS SET TO ALL ONES.

NOTE: THIS INSTRUCTION SHOULD NOT BE CODED DIRECTLY, IT WILL BE SUPPLIED BY SYSTEM MACROS.  
REFER TO JACC COMMON SYSTEM PROGRAMMER'S GUIDE X-74292.

NOTE: BIT 4 IS DETERMINED BY THE VALUE OF RA. IT IS 0 FOR RA=12 AND 1 FOR RA=14.  
SEE NOTE CONCERNING RA ON PAGE B2.

APPROXIMATE EXECUTION TIME 9.45 MICROSECONDS.

STAFx Rx (PA) STORE ACCESS FUNCTION USING REGISTER 0 AT LOCATION PA INDEXED BY Rx

PH	PL	BA	OP CODE 7C								2/3	Rx					
PH	PL	BEC0	CW0	BDSR1	RDSF0	ISO1	ISO0	UPD1	UPD0	IDL1	IDL0	RW1	RW0	MM21	MM20	MM11	MM10
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. COMPUTE THE EFFECTIVE ADDRESS FOR THIS INSTRUCTION BY ADDING Rx TO RA.
2. SAVE THE CONTENTS OF THE MAIN MEMORY STATUS REGISTER.
3. LOAD THE MAIN MEMORY STATUS REGISTER FROM THE SECOND WORD OF THIS INSTRUCTION. THE ISOLATE BITS ARE LEFT AS THEY WERE ON ENTRY.
4. PERFORM THE INDICATED READ/WRITE OPERATION USING REGISTER 0 AS DESTINATION/SOURCE FOR THE DATA.
5. PARITY IS CHECKED ON THE DATA RECEIVED FROM THE STORE BEFORE IT IS PLACED IN REGISTER 0.
6. ZERO THE CF.
7. IF A STORE ERROR C OCCURS:
  - A. THE CF IS SET EQUAL TO ONE.
  - B. THE ER IS CLEARED.
8. RESTORE THE PREVIOUSLY SAVED CONTENTS OF THE MAIN MEMORY STATUS REGISTER.
9. THIS INSTRUCTION KEEPS AN INTERNAL TIMER TO PREVENT THE CC FROM HANGING. IF THE INSTRUCTION TIMES OUT, REGISTER 0 IS SET TO ALL ONES.

NOTE: THIS INSTRUCTION SHOULD NOT BE CODED DIRECTLY, IT WILL BE SUPPLIED BY SYSTEM MACROS. REFER TO 3ACC COMMON SYSTEM PROGRAMMER'S GUIDE X-74292.

NOTE: BIT 4 IS DETERMINED BY THE VALUE OF RA. IT IS 0 FOR RA=12 AND 1 FOR RA=14. SEE NOTE CONCERNING RA ON PAGE B2.

APPROXIMATE EXECUTION TIME 9.30 MICROSECONDS.

STM Px, N(RA), M INSERT Px UNDER MASK INTO MEMORY AT LOCATION RA INDEXED BY N

PH	PL	BA	OP CODES 04/05								Rx	N					
PH	PL	MASK															
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. ADD N TO PA TO DETERMINE LOCATION OF WORD WY.
2. LOAD GENERAL REGISTER 0 WITH THE CONTENTS OF WORD WY.
3.  $(WY \oplus \sim MASK) \mid (Rx \oplus MASK) \implies WY$

NOTE: BIT 8 IS DETERMINED BY THE VALUE OF RA. IT IS 0 FOR RA=12 AND 1 FOR RA=14. SEE NOTE CONCERNING PA ON PAGE B2.

APPROXIMATE EXECUTION TIME 5.40 MICROSECONDS

STVM Rx, N(RA) INSERT Rx UNDER VARIABLE MASK INTO MEMORY AT LOCATION RA INDEXED BY N

PH	PL	BA	OP CODES 66/67								Rx	N					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. OBTAIN MASK FROM THE CONTENTS OF REGISTER 0.
2. ADD N TO PA TO DETERMINE LOCATION OF WORD WY.
3. LOAD GENERAL REGISTER 0 WITH THE CONTENTS OF WORD WY.
4.  $(WY \oplus \sim MASK) \mid (Rx \oplus MASK) \implies WY$

NOTE: BIT 8 IS DETERMINED BY THE VALUE OF RA. IT IS 0 FOR RA=12 AND 1 FOR RA=14. SEE NOTE CONCERNING PA ON PAGE B2.

APPROXIMATE EXECUTION TIME 5.55 MICROSECONDS

REGISTER HOLD/GET OPERATIONS

LAYOUT OF 16 WORD HOLD-GET AREA

PH	PL	OP	WORDS 0 AND 1 ARE RESERVED FOR RETURN ADDRESS	BITS (19-16) OF RA													
PH	PL		BITS(15-0) OF RETURN ADDRESS														
PH	PL		WORD 2 RESERVED FOR REGISTER 2 WHEN HELD BY HOLD ALL INSTRUCTION														
PH	PL		WORD 3 RESERVED FOR REGISTER 3 WHEN HELD BY HOLD ALL INSTRUCTION														
PH	PL		WORD 4 RESERVED FOR REGISTER 4 WHEN HELD BY HOLD ALL INSTRUCTION														
PH	PL		WORD 5 RESERVED FOR REGISTER 5 WHEN HELD BY HOLD ALL INSTRUCTION														
PH	PL		WORD 6 RESERVED FOR REGISTER 6 WHEN HELD BY HOLD ALL INSTRUCTION														
PH	PL		WORD 7 RESERVED FOR REGISTER 7 WHEN HELD BY HOLD ALL INSTRUCTION														
PH	PL		WORD 8 RESERVED FOR REGISTER 8 WHEN HELD BY HOLD ALL INSTRUCTION														
PH	PL		WORD 9 RESERVED FOR REGISTER 9 WHEN HELD BY HOLD ALL INSTRUCTION														
PH	PL		WORD 10 RESERVED FOR REGISTER 10 WHEN HELD BY HOLD ALL INSTRUCTION														
PH	PL		WORD 11 RESERVED FOR REGISTER 11 WHEN HELD BY HOLD ALL INSTRUCTION														
PH	PL		WORD 12 RESERVED FOR REGISTER 12 WHEN HELD BY HOLD ALL INSTRUCTION														
PH	PL		WORD 13 RESERVED FOR REGISTER 13 WHEN HELD BY HOLD ALL INSTRUCTION														
PH	PL		WORD 14 RESERVED FOR REGISTER 14 WHEN HELD BY HOLD ALL INSTRUCTION														
PH	PL		WORD 15 RESERVED FOR REGISTER 15 WHEN HELD BY HOLD ALL INSTRUCTION														
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

NOTE: WORDS 0 AND 1 ARE HELD BY BSA INSTRUCTIONS AND INTERRUPTS.

HA HOLD REGISTERS 2 THROUGH 15 IN WORDS 2 THROUGH 15 OF HOLD-GET AREA

PH	PL	BA	OP CODE 73	1	0												
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. STORE EACH REGISTER IN ITS ASSOCIATED WORD OF THE HOLD-GET AREA.
2. REGISTERS STORED ARE UNCHANGED.

NOTE: WORDS 0 AND 1 OF THE HOLD-GET AREA ARE RESERVED FOR RETURN ADDRESS.

APPROXIMATE EXECUTION TIME 28.55 MICROSECONDS

HN Px,N

HOLD Px IN WOPD N OF HOLD-GET AREA

PH	PT	BA	OP CODE 75								Px			N			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. STOPE Px IN WOPD N OF HOLD-GET APFA.

2. Px IS UNCHANGED.

APPROXIMATE EXECUTION TIME 2.70 MICROSECONDS

GA

GET REGISTERS 2 THROUGH 15 FROM WORDS 2 THROUGH 15 OF HOLD-GET AREA

PH	PT	BA	OP CODE 73								0			0			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. LOAD EACH REGISTER FROM THE ASSOCIATED WORD OF THE HOLD-GET AREA.

NOTE: WORDS 0 AND 1 OF THE HOLD-GET AREA ARE RESERVED FOR RETURN ADDRESS.

APPROXIMATE EXECUTION TIME 26.55 MICROSECONDS

GN Px,N

GET Px FROM WOPD N OF HOLD-GET AREA

PH	PL	BA	OP CODE 74								Rx			N			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. LOAD Rx FROM WOPD N OF HOLD-GET AREA.

2. WORD N IS UNCHANGED.

APPROXIMATE EXECUTION TIME 2.55 MICROSECONDS

REGISTER TO REGISTER OPERATIONS

LR Rx,Ry      LOAD Rx WITH THE CONTENTS OF Ry

PH	PL	BA	OP CODE 0C						Rx	Ry							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. LOAD Rx WITH THE CONTENTS OF Ry.

2. Ry IS UNCHANGED.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

LRM Rx,Ry,M      LOAD Rx WITH THE CONTENTS OF Ry UNDER IMMEDIATE MASK, M

PH	PL	BA	OP CODE 1D						Rx	Ry							
PH	PL	MASK															
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. Ry • MASK ==> Rx

2. Ry IS UNCHANGED.

APPROXIMATE EXECUTION TIME 2.40 MICROSECONDS

IRM Rx,Ry,M      INSERT Ry INTO Rx UNDER IMMEDIATE MASK, M

PH	PL	BA	OP CODE 1C						Rx	Ry							
PH	PL	MASK															
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. (Ry • MASK) | (Rx • ~MASK) ==> Rx.

2. Ry IS UNCHANGED.

APPROXIMATE EXECUTION TIME 2.40 MICROSECONDS

EXR Rx,Ry      EXCHANGE THE CONTENTS OF Rx WITH THE CONTENTS OF Ry

PH	PL	BA	OP CODE 0E						Rx	Ry							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. EXCHANGE THE CONTENTS OF Rx WITH THE CONTENTS OF Ry.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

ZR Rx      ZRPO Rx

PH	PL	BA	OP CODE 06						Rx	0							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. ZRPO REGISTER Rx. THE CF IS UNCHANGED.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

SPECIAL REGISTER OPERATIONS

THE FOLLOWING TABLE DEFINES THOSE REGISTERS WHICH ARE ACCESSED WITH THE SPECIAL REGISTER INSTRUCTIONS

Rs	TO FIELD FUNCTION	FROM FIELD FUNCTION
0	GB ==> MCHTF 22 BIT PATH	TI ==> GB 18 BIT PATH PL=0,PH=0
1	GB ==> SAP 22 BIT PATH	SAR ==> GB 22 BIT PATH
2	GB ==> PA 22 BIT PATH	PA ==> GB 22 BIT PATH
3	GB ==> MCHB 22 BIT PATH	MCHB ==> GB 22 BIT PATH
4	UNASSIGNED	MMSP ==> GB 20 BIT PATH PL=0,PH=1
5	GB ==> AK 22 BIT PATH	AK ==> GB 22 BIT PATH
6	GB ==> AI 22 BIT PATH	AI ==> GB 22 BIT PATH
7	GB ==> DK 18 BIT PATH	DK ==> GB 18 BIT PATH
8	GB ==> DI 18 BIT PATH	DI ==> GB 18 BIT PATH
9	GB ==> DB 22 BIT PATH	DB ==> GB 22 BIT PATH
10	GB ==> ER 22 BIT PATH	ER ==> GB 22 BIT PATH
11	GB ==> DB 22 BIT PATH IF DISPLAY BIT IN SS IS 1	UNASSIGNED
12	GB ==> IM 18 BIT PATH	IM ==> GB 18 BIT PATH
13	GB ==> SS_S A 1 SETS SS	IS ==> GB 18 BIT PATH
14	GB ==> MS 18 BIT PATH	MS ==> GB 18 BIT PATH
15	GB ==> SS_R A 1 RESETS SS	SS ==> GB 22 BIT PATH PL=CC,PH=CC

NOTE: THE JACC COMMON SYSTEM PROGRAMMER'S GUIDE X-74292 SHOULD BE CAREFULLY STUDIED BEFORE USING ANY OF THE SPECIAL INSTRUCTIONS.

LRS Rx,Rs LOAD Rx WITH THE CONTENTS OF Rs

PH	PL	BA	OP CODE 22								Rx	Rs					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. LOAD Rx WITH THE CONTENTS OF Rs  
WHERE Rx IS ONE OF THE GENERAL PURPOSE REGISTERS  
AND Rs IS ONE OF THE 16 BIT SPECIAL REGISTERS  
APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS


LSR Rs,Rx LOAD Rs WITH THE CONTENTS OF Rx

PH	PL	BA	OP CODE 0F								Rs	Rx					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. LOAD Rs WITH THE CONTENTS OF Rx  
WHERE Rx IS ONE OF THE GENERAL PURPOSE REGISTERS  
AND Rs IS ONE OF THE 16 BIT SPECIAL REGISTERS  
APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

PACK Ps

PACKS GENERAL REGISTERS 2 AND 3 INTO 20 BIT SPECIAL REGISTER Rs




1. GENERAL REGISTER 2 BITS(3-0) ==> Rs BITS(19-16)
2. GENERAL REGISTER 3 BITS(15-0) ==> Ps BITS(15-0)

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

UNPF Ps

UNPACKS 20 BIT SPECIAL REGISTER Ps TO GENERAL REGISTERS 2 AND 3



1. Ps(19-16) ==> GENERAL REGISTER 2 BITS(3-0)
2. Ps(15-0) ==> GENERAL REGISTER 3 BITS(15-0)
3. GENERAL REGISTER 2 BITS(15-4) ARE SET TO ZERO BY THIS INSTRUCTION.

NOTE: IT IS NOT NECESSARY TO SUPPRESS THE GATING BUS PARITY CHECK WHEN USING THIS INSTRUCTION ON A SPECIAL REGISTER THAT MAY NOT HAVE CORRECT PARITY.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

BRANCH OPERATIONS

BR Y BRANCH TO LOCATION Y

PH	PL	BA	CP CODES 56/57								OFFSET						
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. BRANCH TO LOCATION Y WHICH IS DETERMINED BY ADDING OFFSET TO THE PA.

NOTE: BIT 8 IS DETERMINED BY THE SIGN OF THE OFFSET. IT IS 0 FOR POSITIVE OFFSET AND 1 FOR NEGATIVE OFFSET.  
APPROXIMATE EXECUTION TIME 1.80 MICROSECONDS

BR N(RA) BRANCH TO LOCATION RA INDEXED BY N

PH	PL	BA	OP CODE 55								0/1	N					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

- BRANCH TO LOCATION Y WHICH IS DETERMINED BY ADDING N TO PA.
- THIS INSTRUCTION IS ONLY CAPABLE OF FORWARD BRANCHES.

NOTE: BIT 8 IS DETERMINED BY THE VALUE OF RA. IT IS 0 FOR PA=12 AND 1 FOR PA=14.  
SEE NOTE CONCERNING PA ON PAGE B2.  
APPROXIMATE EXECUTION TIME 2.70 MICROSECONDS

BL Y BRANCH LONG TO LOCATION Y

PH	PL	BA	OP CODE 3E								0	BITS (19-16) OF Y					
PH		PL	BITS (15-0) OF Y														
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. BRANCH TO LOCATION Y.  
APPROXIMATE EXECUTION TIME 2.70 MICROSECONDS

BC Y BRANCH ON CONDITION TO LOCATION Y

PH	PL	BA	CP CODES 58/59								OFFSET						
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

- IF THE CF IS EQUAL TO:
    - ZERO, DO NOT BRANCH AND EXECUTE THE NEXT SEQUENTIAL INSTRUCTION.
    - ONE, BRANCH TO LOCATION Y WHICH IS DETERMINED BY ADDING OFFSET TO THE PA.
- NOTE: BIT 8 IS DETERMINED BY THE SIGN OF THE OFFSET. IT IS 0 FOR POSITIVE OFFSET AND 1 FOR NEGATIVE OFFSET.  
APPROXIMATE EXECUTION TIME 1.95 MICROSECONDS FOR CF=1 AND 1.50 MICROSECONDS FOR CF=0

BNC Y BRANCH ON NOT CONDITION TO LOCATION Y

PH	PL	BA	OP CODES 5A/5B								OFFSET							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. IF THE CF IS EQUAL TO:

- A. ZERO, BRANCH TO LOCATION Y WHICH IS DETERMINED BY ADDING OFFSET TO THE PA.
- B. ONE, DO NOT BRANCH AND EXECUTE THE NEXT SEQUENTIAL INSTRUCTION.

NOTE: BIT 8 IS DETERMINED BY THE SIGN OF THE OFFSET. IT IS 0 FOR POSITIVE OFFSET AND 1 FOR NEGATIVE OFFSET.

APPROXIMATE EXECUTION TIME 1.50 MICROSECONDS FOR CF=1 AND 1.95 MICROSECONDS FOR CF=0

BCL Y BRANCH LONG ON CONDITION TO LOCATION Y

PH	PL	BA	OP CODE 50								0	BITS(19-16) OF Y							
PH		PL	BITS(15-0) OF Y																
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. IF THE CF IS EQUAL TO:

- A. ZERO, DO NOT BRANCH AND EXECUTE NEXT SEQUENTIAL INSTRUCTION.
- B. ONE, BRANCH TO LOCATION Y.

APPROXIMATE EXECUTION TIME 2.70 MICROSECONDS FOR CF=1 AND 1.80 MICROSECONDS FOR CF=0

ENCL Y BRANCH LONG ON NOT CONDITION TO LOCATION Y

PH	PL	BA	OP CODE 51								0	BITS(19-16) OF Y							
PH		PL	BITS(15-0) OF Y																
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. IF THE CF IS EQUAL TO:

- A. ZERO, BRANCH TO LOCATION Y.
- B. ONE, DO NOT BRANCH AND EXECUTE THE NEXT SEQUENTIAL INSTRUCTION.

APPROXIMATE EXECUTION TIME 1.80 MICROSECONDS FOR CF=1 AND 2.70 MICROSECONDS FOR CF=0

BX Rx, Y BRANCH ON INDEX NOT ZERO TO LOCATION Y

PH	PL	BA	OP CODE 3C								Px	BITS(19-16) OF Y							
PH		PL	BITS(15-0) OF Y																
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. IF THE CONTENTS OF Rx IS NOT EQUAL TO ZERO, DECREMENT Rx BY 1 AND BRANCH TO LOCATION Y.
2. IF THE CONTENTS OF Rx IS EQUAL TO ZERO, EXECUTE THE NEXT SEQUENTIAL INSTRUCTION.

APPROXIMATE EXECUTION TIME 2.55 MICROSECONDS FOR Rx=0 AND 2.70 MICROSECONDS FOR Rx≠0

BPX Px (PA)

BRANCH TO LOCATION PA INDEXED BY Rx

PH	PL	EA	OP CODE 55						2/3			Rx					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

- BRANCH TO LOCATION Y, WHICH IS DETERMINED BY ADDING THE CONTENTS OF Rx TO PA.
- THIS INSTRUCTION IS ONLY CAPABLE OF FORWARD INDEXING.

NOTE: BIT 8 IS DETERMINED BY THE VALUE OF PA. IT IS 0 FOR PA=12 AND 1 FOR PA=14.  
SEE NOTE CONCERNING PA ON PAGE B2.

APPROXIMATE EXECUTION TIME 2.55 MICROSECONDS

BPAX Px

BRANCH TO LOCATION PA INDEXED BY Rx

PH	PL	EA	OP CODE 5C						0			Rx					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

- BRANCH TO LOCATION Y, WHICH IS DETERMINED BY ADDING THE CONTENTS OF Rx TO PA+1 (PROGRAM ADDRESS REGISTER +1.)
- THIS INSTRUCTION IS ONLY CAPABLE OF FORWARD INDEXING.

APPROXIMATE EXECUTION TIME 1.65 MICROSECONDS

BSA Y

BRANCH TO LOCATION Y AND SAVE ADDRESS

PH	PL	BA	OP CODE 3F						1			BITS (19-16) OF Y					
PH		PL	BITS (15-0) OF Y														
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

- DECREMENT THE HOLD-GET COUNTER BY 16 AND STORE THE RETURN ADDRESS IN WORDS 0 AND 1 OF THE HOLD-GET AREA. BITS 8-15 OF HOLD-GET AREA WORD 0 ARE ZEROED.
- TRANSFER TO LOCATION Y.

NOTE: THIS INSTRUCTION SHOULD NOT BE CODED DIRECTLY, IT WILL BE SUPPLIED BY A SYSTEM MACRO.  
REFER TO JACC COMMON SYSTEM PROGRAMMER'S GUIDE X-74292.

APPROXIMATE EXECUTION TIME 6.15 MICROSECONDS

BSAX X

BRANCH AND SAVE ADDRESS INDIRECT

PH	PL	BA	OP CODE 76						X								
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

- DECREMENT THE HOLD-GET COUNTER BY 16 AND STORE THE RETURN ADDRESS IN WORDS 0 AND 1 OF THE HOLD-GET AREA. BITS 8-15 OF HOLD-GET AREA WORD 0 ARE ZEROED.
- BRANCH TO LOCATION X\*2.

NOTE: THIS INSTRUCTION SHOULD NOT BE CODED DIRECTLY, IT WILL BE SUPPLIED BY A SYSTEM MACRO.  
REFER TO JACC COMMON SYSTEM PROGRAMMER'S GUIDE X-74292.

APPROXIMATE EXECUTION TIME 5.70 MICROSECONDS

BTSB

BRANCH TO SAVED ADDRESS

PH	PL	BA	OP CODE 5D								0	0					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. SET THE CF EQUAL TO:
  - A. ONE, IF REGISTER 0 IS ZERO.
  - B. ZERO, IF REGISTER 0 IS NONZERO.
2. SET THE OP CODE FIL BIT EQUAL TO BIT 15 IN WORD 0 OF THE HOLD-GET AREA.
3. BRANCH TO THE RETURN ADDRESS WHICH IS STORED IN WORDS 0 AND 1 OF THE HOLD-GET AREA.
4. ADD 16 TO THE HOLD-GET COUNTER.

NOTE: THIS INSTRUCTION SHOULD NOT BE CODED DIRECTLY, IT WILL BE SUPPLIED BY A SYSTEM MACRO.  
REFER TO JACC COMMON SYSTEM PROGRAMMER'S GUIDE X-74292.

APPROXIMATE EXECUTION TIME 4.95 MICROSECONDS

BTSAN

LOAD RETURN CODE AND BRANCH TO SAVED ADDRESS

PH	PL	BA	OP CODE 5D								3	N					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. LOAD THE RETURN CODE N INTO BITS (3-0) OF REGISTER 0.  
BITS (15-4) OF REGISTER 0 ARE SET TO ZERO BY THIS INSTRUCTION.
2. SET THE CF EQUAL TO:
  - A. ONE, IF REGISTER 0 IS ZERO.
  - B. ZERO, IF REGISTER 0 IS NONZERO.
3. SET THE OP CODE FIL BIT EQUAL TO BIT 15 IN WORD 0 OF THE HOLD-GET AREA.
4. BRANCH TO THE RETURN ADDRESS WHICH IS STORED IN WORDS 0 AND 1 OF THE HOLD-GET AREA.
5. ADD 16 TO THE HOLD-GET COUNTER.

NOTE: THIS INSTRUCTION SHOULD NOT BE CODED DIRECTLY, IT WILL BE SUPPLIED BY A SYSTEM MACRO.  
REFER TO JACC COMMON SYSTEM PROGRAMMER'S GUIDE X-74292.

APPROXIMATE EXECUTION TIME 5.10 MICROSECONDS

BTSAG

GET REGISTERS 2 THROUGH 15 AND BRANCH TO SAVED ADDRESS

PH	PL	BA	OP CODE 5D								1	0					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. LOAD REGISTERS 2 THROUGH 15 FROM WORDS 2 THROUGH 15 OF THE HOLD-GET AREA.
2. SET THE CF EQUAL TO:
  - A. ONE, IF REGISTER 0 IS ZERO.
  - B. ZERO, IF REGISTER 0 IS NONZERO.
3. SET THE OP CODE FIL BIT EQUAL TO BIT 15 IN WORD 0 OF THE HOLD-GET AREA.
4. BRANCH TO THE RETURN ADDRESS WHICH IS STORED IN WORDS 0 AND 1 OF THE HOLD-GET AREA.
5. ADD 16 TO THE HOLD-GET COUNTER.

NOTE: THIS INSTRUCTION SHOULD NOT BE CODED DIRECTLY, IT WILL BE SUPPLIED BY A SYSTEM MACRO.  
REFER TO JACC COMMON SYSTEM PROGRAMMER'S GUIDE X-74292.

APPROXIMATE EXECUTION TIME 31.20 MICROSECONDS

BTSAGN N

GET REGISTERS, LOAD RETURN CODE, AND BRANCH TO SAVED ADDRESS

PH	PL	BA	OP CODE 5D								N						
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. LOAD REGISTERS 2 THROUGH 15 FROM WORDS 2 THROUGH 15 OF THE HOLD-GET AREA.
2. LOAD THE RETURN CODE N INTO BITS (3-0) OF REGISTER 0.  
BITS (15-4) OF REGISTER 0 ARE SET TO ZERO BY THIS INSTRUCTION.
3. SET THE CF EQUAL TO:  
A. ONE, IF REGISTER 0 IS ZERO.  
B. ZERO, IF REGISTER 0 IS NONZERO.
4. SET THE OP CODE FIL BIT EQUAL TO BIT 15 IN WORD 0 OF THE HOLD-GET AREA.
5. BRANCH TO THE RETURN ADDRESS WHICH IS STORED IN WORDS 0 AND 1 OF THE HOLD-GET AREA.
6. ADD 16 TO THE HOLD-GET COUNTER.

NOTE: THIS INSTRUCTION SHOULD NOT BE CODED DIRECTLY, IT WILL BE SUPPLIED BY A SYSTEM MACRO.  
REFER TO 3ACC COMMON SYSTEM PROGRAMMER'S GUIDE X-74292.

APPROXIMATE EXECUTION TIME 31.35 MICROSECONDS

PIE

PROGRAM INTERRUPT END


PH	PL	BA	OP CODE 5D								0						
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. ZERO THE BLOCK INTERRUPT (BIN) BIT IN THE SYSTEM STATUS REGISTER WHICH WILL ENABLE INTERRUPTS.
2. RESTORE THE OP CODE FILL BIT WHICH WAS SAVED IN BIT 15 OF WORD 0 OF THE HOLD-GET AREA.
3. BRANCH TO THE RETURN ADDRESS WHICH IS STORED IN WORDS 0 AND 1 OF THE HOLD-GET AREA.
4. ADD 16 TO THE HOLD-GET COUNTER.

APPROXIMATE EXECUTION TIME 4.20 MICROSECONDS

ARITHMETIC OPERATIONS


AP Rx,Py            ADD Py TO Px AND STORE THE RESULT IN Rx



1. ADD THE CONTENTS OF Py TO THE CONTENTS OF Rx AND PLACE THE RESULT IN Px.
2. SET THE CF EQUAL TO:
  - A. ONE, WHEN THIS INSTRUCTION CAUSES A CARRY BEYOND B(15).
  - B. ZERO, WHEN THERE IS NO CARRY BEYOND B(15).
3. Py IS UNCHANGED.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS


AI Rx,I            ADD 16 BITS OF IMMEDIATE DATA, I, TO Rx



1. ADD I TO THE CONTENTS OF Rx AND STORE THE RESULTS IN Rx.
2. SET THE CF EQUAL TO:
  - A. ONE, WHEN THIS INSTRUCTION CAUSES A CARRY BEYOND B(15).
  - B. ZERO, WHEN THERE IS NO CARRY BEYOND B(15).

APPROXIMATE EXECUTION TIME 2.40 MICROSECONDS


AN Rx,N            ADD 4 BITS OF IMMEDIATE DATA, N, TO Rx



1. ADD N TO THE CONTENTS OF Rx AND STORE THE RESULTS IN Rx.
2. SET THE CF EQUAL TO:
  - A. ONE, WHEN THIS INSTRUCTION CAUSES A CARRY BEYOND B(15).
  - B. ZERO, WHEN THERE IS NO CARRY BEYOND B(15).

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

AIS Y            ADD 1 TO THE CONTENTS OF MEMORY AT LOCATION Y



1. ADD 1 TO THE CONTENTS OF MEMORY AT LOCATION Y.
2. SET THE CF EQUAL TO:
  - A. ONE, WHEN THIS INSTRUCTION CAUSES A CARRY BEYOND B(15).
  - B. ZERO, WHEN THERE IS NO CARRY BEYOND B(15).
3. PLACE THE SUM IN MEMORY AT LOCATION Y.

APPROXIMATE EXECUTION TIME 5.40 MICROSECONDS

SN Rx,N

SUBTRACT 4 BITS OF IMMEDIATE DATA, N, FROM Rx

PH	PL	PA	OP CODE 08								Rx	2s COMPLEMENT OF N							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

- SUBTRACT N FROM THE CONTENTS OF Rx AND STORE THE RESULT IN Rx.  
THE SUBTRACTION IS ACCOMPLISHED BY ADDING THE 2s COMPLEMENT OF N TO Rx.  
IF N IS EQUAL TO 0, 16 WILL BE SUBTRACTED FROM Rx.
- SET THE CF EQUAL TO:
  - ONE, WHEN  $Rx \geq N$  IF  $N \neq 0$ .
  - ZERO, WHEN  $Rx < N$ .

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

SP Rx,Ry

SUBTRACT Ry FROM Rx AND STORE THE RESULT IN Rx

PH	PL	BA	OP CODE 0A								Rx	Ry					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

- SUBTRACT THE CONTENTS OF Ry FROM THE CONTENTS OF Rx AND STORE THE RESULT IN Rx.
- SET THE CF EQUAL TO:
  - ONE, WHEN  $Rx \geq Ry$ .
  - ZERO, WHEN  $Rx < Ry$ .
- Ry IS UNCHANGED.

APPROXIMATE EXECUTION TIME 1.35 MICROSECONDS

SI Rx,I

SUBTRACT 16 BITS OF IMMEDIATE DATA, I, FROM Rx

PH	PL	PA	OP CODE 07								Rx	0					
PH		PL	2s COMPLEMENT OF I														
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

- SUBTRACT I FROM THE CONTENTS OF Rx AND STORE THE RESULT IN Rx.  
THE SUBTRACTION IS ACCOMPLISHED BY ADDING THE 2s COMPLEMENT OF I TO Rx.
- SET THE CF EQUAL TO:
  - ONE, WHEN  $Rx \geq I$  IF  $I \neq 0$ .
  - ZERO, WHEN  $Rx < I$ .

APPROXIMATE EXECUTION TIME 2.40 MICROSECONDS

LOGIC OPERATIONS

COM Rx[,Ry]            COMPLEMENT Rx[Ry] AND STORE IN Rx

PH	PL	BA	OP CODE 1B								Px	Rx[Ry]							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. IF Ry IS NOT SPECIFIED, COMPLEMENT Rx AND STORE IN Rx.
2. IF Ry IS SPECIFIED, COMPLEMENT Ry AND STORE IN Rx.
3. IF Px IS EQUAL TO:
  - A. ZERO, SET THE CF.
  - B. NONZERO, CLEAR THE CF.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

NI Rx,I            AND 16 BITS OF IMMEDIATE DATA, I, TO Rx AND STORE IN Rx

PH	PL	BA	OP CODE 07								Rx	2							
PH	PL	I																	
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. AND 16 BITS OF IMMEDIATE DATA, I, TO Rx AND STORE IN Rx.
2. IF Rx IS EQUAL TO:
  - A. ZERO, SET THE CF.
  - B. NONZERO, CLEAR THE CF.

APPROXIMATE EXECUTION TIME 2.40 MICROSECONDS

NR Rx,Ry            AND Ry TO Rx AND STORE IN Rx

PH	PL	BA	OP CODE 1B								Rx	Ry							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. AND Ry TO Rx AND STORE THE RESULT IN Rx.
2. Ry IS UNCHANGED.
3. IF Rx IS EQUAL TO:
  - A. ZERO, SET THE CF.
  - B. NONZERO, CLEAR THE CF.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

OI Rx,I            INCLUSIVE OR 16 BITS OF IMMEDIATE DATA, I, TO Rx AND STORE IN Rx

PH	PL	BA	OP CODE 07								Rx	3							
PH	PL	I																	
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. INCLUSIVE OR 16 BITS OF IMMEDIATE DATA, I, TO Rx AND STORE IN Rx.
2. IF Rx IS EQUAL TO:
  - A. ZERO, SET THE CF.
  - B. NONZERO, CLEAR THE CF.

APPROXIMATE EXECUTION TIME 2.40 MICROSECONDS

OP Px,Py INCLUSIVE OP Py TO Px AND STORE IN Px

PH	PL	PA	OP CODE 19								Rx	Ry							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. INCLUSIVE OP Py TO Px AND STORE THE RESULT IN Rx.
2. Py IS UNCHANGED.
3. IF Px IS EQUAL TO:
  - A. ZERO, SET THE CF.
  - B. NONZERO, CLEAR THE CF.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

XI Px,I EXCLUSIVE OP 16 BITS OF IMMEDIATE DATA, I, TO Px AND STORE IN Px

PH	PL	PA	OP CODE 07								Rx	I							
PH	PL	I																	
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. EXCLUSIVE OP 16 BITS OF IMMEDIATE DATA, I, TO Rx AND STORE IN Rx.
2. IF Rx IS EQUAL TO:
  - A. ZERO, SET THE CF.
  - B. NONZERO, CLEAR THE CF.

APPROXIMATE EXECUTION TIME 2.40 MICROSECONDS

XP Px,Ry EXCLUSIVE OR Py TO Px AND STORE IN Rx

PH	PL	PA	OP CODE 1A								Rx	Ry							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. EXCLUSIVE OR Py TO Px AND STORE THE RESULT IN Rx.
2. Ry IS UNCHANGED.
3. IF Rx IS EQUAL TO:
  - A. ZERO, SET THE CF.
  - B. NONZERO, CLEAR THE CF.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

CR Rx,Ry COMPARE Ry TO Px

PH	PL	PA	OP CODE 20								Rx	Ry							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. COMPARE Rx TO Ry BIT FOR BIT.
2. SET THE CF TO:
  - A. ONE, IF ALL OF THE BITS MATCH.
  - B. ZERO, IF ONE OR MORE OF THE BIT POSITIONS MISMATCH.
3. Rx AND Ry ARE NOT CHANGED BY THIS INSTRUCTION.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

CPM Rx, Fy, M

COMPARE Rx TO Py WITH 16 BIT IMMEDIATE MASK

PH	PL	EA	OP CODE 1F								Px	Py							
PH	PL	MASK																	
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. COMPARE Rx TO Py BIT FOR BIT FOR EVERY BIT IN THE MASK THAT IS ONE.
2. SET THE CF TO:
  - A. ONE, IF ALL OF THE BITS COMPARED MATCH.
  - B. ZERO, IF ONE OR MORE OF THE COMPARED BIT POSITIONS MISMATCH.
3. Rx AND Py ARE NOT CHANGED BY THIS INSTRUCTION.

APPROXIMATE EXECUTION TIME 2.40 MICROSECONDS

CI Rx, I

COMPARE Rx TO 16-BITS OF IMMEDIATE DATA, I

PH	PL	EA	OP CODE 07								Px	I							
PH	PL	I																	
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. COMPARE Rx TO I BIT FOR BIT.
2. SET THE CF TO:
  - A. ONE, IF ALL OF THE BITS MATCH.
  - B. ZERO, IF ONE OR MORE OF THE BIT POSITIONS MISMATCH.
3. Rx IS NOT CHANGED BY THIS INSTRUCTION.

APPROXIMATE EXECUTION TIME 2.40 MICROSECONDS

CIRM Rx, I, N, M

COMPARE 8 BITS OF Rx ROTATED BY N WITH IMMEDIATE DATA AND MASK

PH	PL	EA	OP CODE 1F								Px	N							
PH	PL	MASK								I									
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. COMPARE Px TO I BIT FOR BIT FOR EVERY BIT IN THE MASK THAT IS ONE.
2. THE BITS IN Px THAT ARE COMPARED ARE THE LOW 8 BITS AFTER THE CONTENTS OF Px HAVE BEEN ROTATED RIGHT BY N.
3. SET THE CF TO:
  - A. ONE, IF ALL OF THE BITS COMPARED MATCH.
  - B. ZERO, IF ONE OR MORE OF THE COMPARED BIT POSITIONS MISMATCH.
4. Px IS NOT CHANGED BY THIS INSTRUCTION.

APPROXIMATE EXECUTION TIME 2.40 MICROSECONDS

PL Px, Py

ROTATE Px LEFT AN AMOUNT DETERMINED BY THE LOW 4 BITS OF Py

PH	PL	EA	OP CODE 12								Px	Py							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. THE AMOUNT OF THE ROTATION, N, IS DETERMINED BY THE LOW 4 BITS OF Py.
2. ROTATE Px LEFT BY N BIT POSITIONS.
3. Py IS UNCHANGED.

APPROXIMATE EXECUTION TIME 2.70 MICROSECONDS

PLM Px,N ROTATE Px LEFT BY N BIT POSITIONS

PH	PL	EA	OP CODE 11								Px	16-N					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. ROTATE Px LEFT BY N BIT POSITIONS.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

PP Px,Ry ROTATE Rx RIGHT AN AMOUNT DETERMINED BY THE LOW 4 BITS OF Ry

PH	PL	EA	OP CODE 13								Rx	Ry					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. THE AMOUNT OF THE ROTATION, N, IS DETERMINED BY THE LOW 4 BITS OF Ry.

2. ROTATE Px RIGHT BY N BIT POSITIONS.

3. Ry IS UNCHANGED.

APPROXIMATE EXECUTION TIME 1.50 MICROSECONDS

PPN Px,N ROTATE Rx RIGHT BY N BIT POSITIONS

PH	PL	EA	OP CODE 11								Rx	N					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. ROTATE Px RIGHT BY N BIT POSITIONS.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

T7 Rx TEST Rx FOR ALL ZEROS

PH	PL	EA	OP CODE 18								Px	Rx					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

- IF Px IS EQUAL TO:
  - ZERO, SET THE CF.
  - NONZERO, ZERO THE CF.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

FL7 Rx,Ry FIND LOW ZERO IN Px AND RECORD ITS POSITION IN Ry

PH	PL	EA	OP CODE 21								Rx	Ry					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0


- LOOK THROUGH Px FOR THE FIRST ZERO FROM THE LOW END.
- IF A ZERO IS FOUND:
  - ITS LOCATION IS TRANSLATED TO A 4-BIT BINARY NUMBER WHICH IS PLACED INTO Ry.
  - BITS (15-4) OF Ry ARE SET TO ZERO.
  - THE CF IS SET TO 1.
  - THE ZERO IN Px IS SET TO 1.
- IF A ZERO IS NOT FOUND:
  - THE CF IS SET TO 0.
  - Ry IS UNCHANGED.

NOTE: Px SHOULD NOT EQUAL Ry

APPROXIMATE EXECUTION TIME 1.95 MICROSECONDS IF A ZERO IS FOUND AND 1.20 MICROSECONDS IF A ZERO IS NOT FOUND

SINGLE BIT OPERATIONS


SCF SET THE CONDITION-FLOP



1. SET THE CONDITION-FLOP.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS


SOP SET OP CODE FIL BIT



1. SET OP CODE FIL BIT.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

SBN P<sub>x</sub>, B SET BIT B IN P<sub>x</sub>




1. SET BIT B IN P<sub>x</sub>.

2. ALL OTHER BITS OF P<sub>x</sub> ARE UNCHANGED.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

SBR R<sub>x</sub>, R<sub>y</sub> SET BIT IN P<sub>x</sub> DETERMINED BY THE LOW 4 BITS OF R<sub>y</sub>




1. THE BIT POSITION B IS DETERMINED BY THE LOW 4 BITS OF R<sub>y</sub>.

2. SET BIT B IN P<sub>x</sub>.

3. ALL OTHER BITS OF P<sub>x</sub> ARE UNCHANGED.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

SPS N(PA), B SET BIT B IN MEMORY WORD AT LOCATION DETERMINED BY ADDING N TO PA



1. THIS INSTRUCTION OPERATES ON WORD W<sub>y</sub> AT LOCATION DETERMINED BY ADDING N TO PA.

2. SET BIT B IN WORD W<sub>y</sub>.

3. ALL OTHER BITS OF W<sub>y</sub> ARE UNCHANGED.

NOTE: BIT B IS DETERMINED BY THE VALUE OF PA. IT IS 0 FOR PA=12 AND 1 FOR PA=14.  
SEE NOTE CONCERNING PA ON PAGE B2.

APPROXIMATE EXECUTION TIME 4.35 MICROSECONDS

7CP                    7FPC THE CONDITION-FLOP

PH	PL	BA	OP CODE 09								0	0							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. 7FPO THE CONDITION-FLOP.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

79N P<sub>x</sub>,R                    ZERO BIT B IN P<sub>x</sub>

PH	PL	BA	OP CODE 24								R <sub>x</sub>	B							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. 7FPO BIT B IN P<sub>x</sub>.

2. ALL OTHER BITS OF P<sub>x</sub> ARE UNCHANGED.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

7BP R<sub>x</sub>,P<sub>y</sub>                    ZERO BIT IN P<sub>x</sub> DETERMINED BY THE LOW 4 BITS OF R<sub>y</sub>

PH	PL	BA	OP CODE 25								R <sub>x</sub>	R <sub>y</sub>							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. THE BIT POSITION B IS DETERMINED BY THE LOW 4 BITS OF R<sub>y</sub>.

2. ZERO BIT P IN P<sub>x</sub>.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

7BS N(RA),P                    ZERO BIT B IN MEMORY WORD AT LOCATION DETERMINED BY ADDING N TO RA

PH	PL	BA	CP CODES 64/65								B	N							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. THIS INSTRUCTION OPERATES ON WORD WY AT LOCATION DETERMINED BY ADDING N TO RA.

2. ZERO BIT B IN WORD WY.

3. ALL OTHER BITS OF WY ARE UNCHANGED.

NOTE: BIT B IS DETERMINED BY THE VALUE OF RA. IT IS 0 FOR RA=12 AND 1 FOR RA=14.  
SEE NOTE CONCERNING RA ON PAGE B2.

APPROXIMATE EXECUTION TIME 4.35 MICROSECONDS

7OP                    ZERO OP CODE FIL BIT

PH	PL	BA	OP CODE 0D								0	0							
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		

1. ZERO OP CODE FIL BIT.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

ICF P<sub>x</sub>,N                    INSFPT CF IN BIT N OF P<sub>x</sub>

PH	PL	RA	OP CODE 30								R <sub>x</sub>				N			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

- IF THE CF IS EQUAL TO:
  - ZEPO, ZEPO BIT N OF P<sub>x</sub>.
  - ONE, SET BIT N CF P<sub>x</sub>.
- ALL OTHER BITS OF P<sub>x</sub> ARE UNCHANGED.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

TPPL R<sub>x</sub>                    TEST GENERAL REGISTER PARITY LOW

PH	PL	BA	OP CODE 5E								0	R <sub>x</sub>					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

- SET THE CF EQUAL TO PL OF R<sub>x</sub>. PL IS THE PARITY BIT FOR DATA BITS (7-0).

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

TPPH P<sub>x</sub>                    TEST GENERAL REGISTER PARITY HIGH

PH	PL	BA	OP CODE 5E								1	R <sub>x</sub>					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

- SET THE CF EQUAL TO PH OF R<sub>x</sub>. PH IS THE PARITY BIT FOR DATA BITS (15-8).

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

TSRPL P<sub>s</sub>                    TEST SPECIAL REGISTER PARITY LOW

PH	PL	BA	OP CODE 5F								0	R <sub>s</sub>					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

- SET THE CF EQUAL TO PL OF R<sub>s</sub>. PL IS THE PARITY BIT FOR DATA BITS (7-0).

NOTE: IT IS NOT NECESSARY TO SUPPRESS THE GATING BUS PARITY CHECK WHEN USING THIS INSTRUCTION ON A SPECIAL REGISTER THAT MAY NOT HAVE CORRECT PARITY.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

TSRPH R<sub>s</sub>                    TEST SPECIAL REGISTER PARITY HIGH

PH	PL	BA	OP CODE 5F								1	R <sub>s</sub>					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

- SET THE CF EQUAL TO PH OF R<sub>s</sub>. PH IS THE PARITY BIT FOR DATA BITS (19-8).

NOTE: IT IS NOT NECESSARY TO SUPPRESS THE GATING BUS PARITY CHECK WHEN USING THIS INSTRUCTION ON A SPECIAL REGISTER THAT MAY NOT HAVE CORRECT PARITY.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

TBN P<sub>x</sub>,R

TEST BIT B IN P<sub>x</sub>

PH	PL	BA	OP CODE 28								R <sub>x</sub>				B			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. SET THE CF EQUAL TO BIT B OF P<sub>x</sub>.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

TRR R<sub>x</sub>,R<sub>y</sub>

TEST BIT IN P<sub>x</sub> DETERMINED BY LOW 4 BITS OF R<sub>y</sub>

PH	PL	RA	OP CODE 29								R <sub>x</sub>				R <sub>y</sub>			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. THE BIT POSITION B IS DETERMINED BY THE LOW 4 BITS OF R<sub>y</sub>.

2. SET THE CF EQUAL TO BIT B OF P<sub>x</sub>.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

TRS N(RA),B

TEST BIT B IN MEMORY WORD AT LOCATION DETERMINED BY ADDING N TO RA

PH	PL	BA	CP CODES 52/53								B				N			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. THIS INSTRUCTION OPERATES ON WORD W<sub>y</sub> AT LOCATION DETERMINED BY ADDING N TO RA.

2. SET THE CF EQUAL TO BIT B IN WORD W<sub>y</sub>.

NOTE: BIT B IS DETERMINED BY THE VALUE OF RA. IT IS 0 FOR RA=12 AND 1 FOR RA=14.  
SEE NOTE CONCERNING RA ON PAGE B2.

APPROXIMATE EXECUTION TIME 3.30 MICROSECONDS

TCC1

TEST CENTRAL CONTROL 1

PH	PL	BA	OP CODE 5F								1				F			
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. SET THE CF EQUAL TO:

- A. ZERO, IF THIS INSTRUCTION IS EXECUTED IN CC 0.
- B. ONE, IF THIS INSTRUCTION IS EXECUTED IN CC 1.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

INPUT/OUTPUT OPERATIONS

SIO SEND I/O MESSAGE OVER CHANNEL AND SUBCHANNEL DEFINED IN R9

PH	PL	BA	OP CODE 27								0	0					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. IDLE THE MAIN I/O CHANNEL DEFINED IN BITS(15-10) OF REGISTER 9.
2. LOAD THE I/O STATUS REGISTER WITH THE SUBCHANNEL SELECT FIELD DEFINED IN BITS(9-4) OF REGISTER 9 AND JAM THE TRANSMIT NCPMAL CONTROL STATE.
3. LOAD THE I/O DATA REGISTER FROM REGISTER 10.
4. LOAD REGISTER 11 FROM THE I/O DATA REGISTER AND PERFORM A MATCH TEST.
5. INITIATE MESSAGE TRANSMISSION.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

SMIO SEND MAINTENANCE I/O MESSAGE OVER CHANNEL AND SUBCHANNEL DEFINED IN R9

PH	PL	BA	OP CODE 27								2	0					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. IDLE THE MAIN I/O CHANNEL DEFINED IN BITS(15-10) OF REGISTER 9.
2. LOAD THE I/O STATUS REGISTER WITH THE SUBCHANNEL SELECT FIELD DEFINED IN BITS(9-4) OF REGISTER 9 AND JAM THE TRANSMIT MAINTENANCE CONTROL STATE.
3. LOAD THE I/O DATA REGISTER FROM REGISTER 10.
4. LOAD REGISTER 11 FROM THE I/O DATA REGISTER AND PERFORM A MATCH TEST.
5. INITIATE MESSAGE TRANSMISSION.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

TIO TEST FOR I/O MESSAGE IN CHANNEL DEFINED IN R9

PH	PL	BA	OP CODE 27								4	0					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. IF A MESSAGE IS PRESENT IN THE MAIN I/O CHANNEL DEFINED IN BITS(15-10) OF REGISTER 9:
  - A. THE CF IS SET TO 1.
  - B. REGISTER 11 IS LOADED WITH THE MESSAGE AND CHECKED FOR PARITY.
  - C. THE MAIN CHANNEL IS PUT IN THE IDLE STATE.
2. IF A MESSAGE IS NOT PRESENT IN THE MAIN I/O CHANNEL DEFINED IN BITS(15-10) OF REGISTER 9:
  - A. THE CF IS SET TO 0.
  - B. REGISTER 11 IS UNCHANGED.
3. REGISTER 10 IS NOT CHANGED BY THIS INSTRUCTION.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

TMI0

TEST FOR MAINTENANCE I/O MESSAGE IN CHANNEL DEFINED IN R9

PH	PL	PA	OP CODE 27						1	5	1	0					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. IF A MAINTENANCE MESSAGE IS PRESENT IN THE MAIN I/O CHANNEL DEFINED IN BITS(15-10) OF REGISTER 9:
  - A. THE CF IS SET TO 1.
  - B. REGISTER 11 IS LOADED WITH THE MESSAGE AND CHECKED FOR PARITY.
  - C. THE MAIN CHANNEL IS PUT IN THE IDLE STATE.
2. IF A MAINTENANCE MESSAGE IS NOT PRESENT IN THE MAIN I/O CHANNEL DEFINED IN BITS(15-10) OF REGISTER 9:
  - A. THE CF IS SET TO 0.
  - B. REGISTER 11 IS UNCHANGED.
3. REGISTER 10 IS NOT CHANGED BY THIS INSTRUCTION.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

TCH

TEST THE MAIN I/O CHANNEL DEFINED IN R9 FOR THE IDLE STATE

PH	PL	BA	OP CODE 27						1	6	1	0					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. IF THE MAIN I/O CHANNEL DEFINED IN BITS(15-10) OF REGISTER 9 IS:
  - A. IDLE, SET THE CF TO 1.
  - B. NOT IDLE, SET THE CF TO 0.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

TIO

IDLE THE MAIN I/O CHANNEL DEFINED IN R9

PH	PL	BA	OP CODE 27						1	7	1	0					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. IDLE THE MAIN I/O CHANNEL DEFINED IN BITS (15-10) OF REGISTER 9.

NOTE: BITS(9-4) OF REGISTER 9 MUST CONTAIN A 3-OUT-OF-6 CODE TO PREVENT AN I/O ERROR.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

MAINTENANCE AND SPECIAL PURPOSE OPERATIONS

CONL N(RA)                    COMPLEMENT WRITE THE ON-LINE STORE AT LOCATION RA INDEXED BY N

PH	PL	BA	OP CODE 7A								0/1	N					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. COMPUTE THE EFFECTIVE ADDRESS FOR THIS INSTRUCTION BY ADDING N TO PA.
2. SAVE THE CONTENTS OF THE MAIN MEMORY STATUS REGISTER.
3. READ THE ON-LINE STORE WITHOUT STORE ERROR CORRECTION OR PROCESSOR ERROR CORRECTION.
4. WRITE THE COMPLEMENT OF THE RECEIVED DATA INTO THE ON-LINE STORE.
5. RESTORE THE PREVIOUSLY SAVED CONTENTS OF THE MAIN MEMORY STATUS REGISTER.
6. ZERO THE CONDITION FLAG FLOP.
7. THIS INSTRUCTION KEEPS AN INTERNAL TIMER TO PREVENT THE CC FROM HANGING. IF THE INSTRUCTION TIMES OUT, REGISTER 0 IS SET TO ALL ONES.

NOTE: THIS INSTRUCTION SHOULD NOT BE CODED DIRECTLY, IT WILL BE SUPPLIED BY SYSTEM MACROS. REFER TO 3ACC COMMON SYSTEM PROGRAMMER'S GUIDE X-74292.

NOTE: BIT 4 IS DETERMINED BY THE VALUE OF PA. IT IS 0 FOR PA=12 AND 1 FOR PA=14. SEE NOTE CONCERNING PA ON PAGE B2.

APPROXIMATE EXECUTION TIME 9.90 MICROSECONDS.

CONLX Px(RA)                    COMPLEMENT WRITE THE ON-LINE STORE AT LOCATION RA INDEXED BY Rx

PH	PL	BA	OP CODE 7A								2/3	Px					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. COMPUTE THE EFFECTIVE ADDRESS FOR THIS INSTRUCTION BY ADDING Rx TO RA.
2. SAVE THE CONTENTS OF THE MAIN MEMORY STATUS REGISTER.
3. READ THE ON-LINE STORE WITHOUT STORE ERROR CORRECTION OR PROCESSOR ERROR CORRECTION.
4. WRITE THE COMPLEMENT OF THE RECEIVED DATA INTO THE ON-LINE STORE.
5. RESTORE THE PREVIOUSLY SAVED CONTENTS OF THE MAIN MEMORY STATUS REGISTER.
6. ZERO THE CONDITION FLAG FLOP.
7. THIS INSTRUCTION KEEPS AN INTERNAL TIMER TO PREVENT THE CC FROM HANGING. IF THE INSTRUCTION TIMES OUT, REGISTER 0 IS SET TO ALL ONES.

NOTE: THIS INSTRUCTION SHOULD NOT BE CODED DIRECTLY, IT WILL BE SUPPLIED BY SYSTEM MACROS. REFER TO 3ACC COMMON SYSTEM PROGRAMMER'S GUIDE X-74292.

NOTE: BIT 4 IS DETERMINED BY THE VALUE OF PA. IT IS 0 FOR PA=12 AND 1 FOR PA=14. SEE NOTE CONCERNING PA ON PAGE B2.

APPROXIMATE EXECUTION TIME 9.75 MICROSECONDS.

COPL N(PA)

COMPLEMENT WRITE THE OFF-LINE STORE AT LOCATION PA INDEXED BY N

PH	PL	BA	OP CODE 7B							0/1	N						
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. COMPUTE THE EFFECTIVE ADDRESS FOR THIS INSTRUCTION BY ADDING N TO RA.
2. SAVE THE CONTENTS OF THE MAIN MEMORY STATUS REGISTER.
3. READ THE OFF-LINE STORE WITHOUT STORE ERROR CORRECTION OR PROCESSOR ERROR CORRECTION.
4. WRITE THE COMPLEMENT OF THE RECEIVED DATA INTO THE OFF-LINE STORE.
5. RESTORE THE PREVIOUSLY SAVED CONTENTS OF THE MAIN MEMORY STATUS REGISTER.
6. ZERO THE CONDITION FLIP FLOP.
7. THIS INSTRUCTION KEEPS AN INTERNAL TIMER TO PREVENT THE CC FROM HANGING. IF THE INSTRUCTION TIMES OUT, REGISTER 0 IS SET TO ALL ONES.

NOTE: THIS INSTRUCTION SHOULD NOT BE CODED DIRECTLY, IT WILL BE SUPPLIED BY SYSTEM MACROS. REFER TO 3ACC COMMON SYSTEM PROGRAMMER'S GUIDE X-74292.

NOTE: BIT 4 IS DETERMINED BY THE VALUE OF RA. IT IS 0 FOR RA=12 AND 1 FOR RA=14. SEE NOTE CONCERNING PA ON PAGE B2.

APPROXIMATE EXECUTION TIME 10.20 MICROSECONDS.

COPLX Rx(PA)

COMPLEMENT WRITE THE OFF-LINE STORE AT LOCATION PA INDEXED BY Rx

PH	PL	BA	OP CODE 7B							2/3	Rx						
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. COMPUTE THE EFFECTIVE ADDRESS FOR THIS INSTRUCTION BY ADDING Rx TO RA.
2. SAVE THE CONTENTS OF THE MAIN MEMORY STATUS REGISTER.
3. READ THE OFF-LINE STORE WITHOUT STORE ERROR CORRECTION OR PROCESSOR ERROR CORRECTION.
4. WRITE THE COMPLEMENT OF THE RECEIVED DATA INTO THE OFF-LINE STORE.
5. RESTORE THE PREVIOUSLY SAVED CONTENTS OF THE MAIN MEMORY STATUS REGISTER.
6. ZERO THE CONDITION FLIP FLOP.
7. THIS INSTRUCTION KEEPS AN INTERNAL TIMER TO PREVENT THE CC FROM HANGING. IF THE INSTRUCTION TIMES OUT, REGISTER 0 IS SET TO ALL ONES.

NOTE: THIS INSTRUCTION SHOULD NOT BE CODED DIRECTLY, IT WILL BE SUPPLIED BY SYSTEM MACROS. REFER TO 3ACC COMMON SYSTEM PROGRAMMER'S GUIDE X-74292.

NOTE: BIT 4 IS DETERMINED BY THE VALUE OF RA. IT IS 0 FOR RA=12 AND 1 FOR RA=14. SEE NOTE CONCERNING RA ON PAGE B2.

APPROXIMATE EXECUTION TIME 10.05 MICROSECONDS.

MSTF N(PA)

MAINTENANCE STOPE FUNCTION USING REGISTER 0 AT LOCATION RA INDEXED BY N

PH	PL	PA	OP CODE 01								0/1				N			
PH	PL	BEC0	CW0	BDSR1	BDSR0	ISO1	ISO0	UPD1	UPD0	IDL1	IDL0	RW1	RW0	MM21	MM20	MM11	MM10	
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. COMPUTE THE EFFECTIVE ADDRESS FOR THIS INSTRUCTION BY ADDING N TO RA.
2. SAVE THE CONTENTS OF THE MAIN MEMORY STATUS REGISTER.
3. LOAD THE MAIN MEMORY STATUS REGISTER FROM THE SECOND WORD OF THIS INSTRUCTION. THE ISOLATE BITS ARE LEFT AS THEY WERE ON ENTRY.
4. PERFORM THE INDICATED READ/WRITE OPERATION USING REGISTER 0 AS DESTINATION/SOURCE FOR THE DATA.
5. RESTORE THE PREVIOUSLY SAVED CONTENTS OF THE MAIN MEMORY STATUS REGISTER.
6. ZERO THE CONDITION-FLOP.
7. THIS INSTRUCTION KEEPS AN INTERNAL TIMER TO PREVENT THE CC FROM HANGING. IF THE INSTRUCTION TIMES OUT, REGISTER 0 IS SET TO ALL ONES.
8. CAUTION: THE STORE OPERATION DEFINED BY THE MAIN MEMORY STATUS CONSTANT IN WORD 2 MAY ALLOW THIS INSTRUCTION TO GATE STOPE DATA WITH BAD PARITY ONTO THE PROCESSOR GATING BUS. IF HARDWARE CHECKS ARE NOT INHIBITED THIS WILL CAUSE A PROCESSOR SWITCH.

NOTE: THIS INSTRUCTION SHOULD NOT BE CODED DIRECTLY, IT WILL BE SUPPLIED BY SYSTEM MACROS.  
REFER TO JACC COMMON SYSTEM PROGRAMMER'S GUIDE X-74292.

NOTE: BIT 4 IS DETERMINED BY THE VALUE OF RA. IT IS 0 FOR RA=12 AND 1 FOR RA=14.  
SEE NOTE CONCERNING RA ON PAGE B2.

APPROXIMATE EXECUTION TIME 7.20 MICROSECONDS

MSTFX Rx(PA)

MAINTENANCE STOPE FUNCTION USING REGISTER 0 AT LOCATION RA INDEXED BY Rx

PH	PL	BA	OP CODE 01								2/3				Rx			
PH	PL	BEC0	CW0	BDSR1	BDSR0	ISO1	ISO0	UPD1	UPD0	IDL1	IDL0	RW1	RW0	MM21	MM20	MM11	MM10	
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

1. COMPUTE THE EFFECTIVE ADDRESS FOR THIS INSTRUCTION BY ADDING Rx TO PA.
2. SAVE THE CONTENTS OF THE MAIN MEMORY STATUS REGISTER.
3. LOAD THE MAIN MEMORY STATUS REGISTER FROM THE SECOND WORD OF THIS INSTRUCTION. THE ISOLATE BITS ARE LEFT AS THEY WERE ON ENTRY.
4. PERFORM THE INDICATED READ/WRITE OPERATION USING REGISTER 0 AS DESTINATION/SOURCE FOR THE DATA.
5. RESTORE THE PREVIOUSLY SAVED CONTENTS OF THE MAIN MEMORY STATUS REGISTER.
6. ZERO THE CONDITION-FLOP.
7. THIS INSTRUCTION KEEPS AN INTERNAL TIMER TO PREVENT THE CC FROM HANGING. IF THE INSTRUCTION TIMES OUT, REGISTER 0 IS SET TO ALL ONES.
8. CAUTION: THE STORE OPERATION DEFINED BY THE MAIN MEMORY STATUS CONSTANT IN WORD 2 MAY ALLOW THIS INSTRUCTION TO GATE STOPE DATA WITH BAD PARITY ONTO THE PROCESSOR GATING BUS. IF HARDWARE CHECKS ARE NOT INHIBITED THIS WILL CAUSE A PROCESSOR SWITCH.

NOTE: THIS INSTRUCTION SHOULD NOT BE CODED DIRECTLY, IT WILL BE SUPPLIED BY SYSTEM MACROS.  
REFER TO JACC COMMON SYSTEM PROGRAMMER'S GUIDE X-74292.

NOTE: BIT 4 IS DETERMINED BY THE VALUE OF PA. IT IS 0 FOR PA=12 AND 1 FOR PA=14.  
SEE NOTE CONCERNING RA ON PAGE B2.

APPROXIMATE EXECUTION TIME 7.05 MICROSECONDS

MI MICRO INTERPPFFT

PH	PL	BA	OP CODE 17								SPARE						
PH	PL		X-FIELD									Y-FIELD					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. SFT INTERPPFFT MODE.
2. GATE X-FIELD TO THE MIR TO FIELD AND Y-FIELD TO THE MIR FROM FIELD.
3. PERFORM THE INDICATED MICRO OPERATION.
4. REPEAT FOR THE NEXT STORAGE WORD UNTIL MICRO OPERATION WHICH TURNS OFF INTERPRET MODE IS GIVEN.
5. INTERRUPTS ARE NOT PROCESSED WHEN THE CC IS IN INTERPRET MODE.

NOTE: THIS INSTRUCTION SHOULD NOT BE CODED DIRECTLY, IT WILL BE SUPPLIED BY A SYSTEM MACRO.  
 REFER TO 3ACC COMMON SYSTEM PROGRAMMER'S GUIDE X-74292.

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS PER MAIN MEMORY ACCESS

MIS SINGLE CYCLE MICRO INTERPRET

PH	PL	BA	OP CODE 16								SPARE						
PH	PL		X-FIELD									Y-FIELD					
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. SET INTERPPET MODE.
2. GATE X-FIELD TO THE MIR TO FIELD AND Y-FIELD TO THE MIR FROM FIELD.
3. PERFORM THE INDICATED MICRO OPERATION.
4. CLEAR INTERPRET MODE AND EXECUTE THE NEXT SEQUENTIAL INSTRUCTION.
5. INTERRUPTS ARE NOT PROCESSED WHEN THE CC IS IN INTERPRET MODE.

NOTE: THIS INSTRUCTION SHOULD NOT BE CODED DIRECTLY, IT WILL BE SUPPLIED BY A SYSTEM MACRO.  
 REFER TO 3ACC COMMON SYSTEM PROGRAMMER'S GUIDE X-74292.

APPROXIMATE EXECUTION TIME 2.40 MICROSECONDS

NOP NO OPERATION

PH	PL	BA	OP CODE 0C								0						
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

APPROXIMATE EXECUTION TIME 1.20 MICROSECONDS

HALT HALT THE CENTRAL CONTROL

PH	PL	BA	OP CODE 5D								6 0						
17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

1. THIS INSTRUCTION CAUSES THE CC TO LOOP UNTIL IT IS INITIALIZED OR INTERRUPTED.  
 IF THE CC IS INTERRUPTED THE INTERRUPT WILL RETURN TO THE HALT INSTRUCTION.

\*\*\*\*\*  
 \* CAUTION: NO CHECK IS MADE TO DETERMINE THE ONLINE/OFFLINE STATUS \*  
 \* OF THE PROCESSOR PRIOR TO EXECUTION OF THIS INSTRUCTION \*  
 \*\*\*\*\*