

SHEET INDEX

CONTENTS	SHEET NO.	SHEET ISSUE
SHEET INDEX SYMBOL SUPPORTING INFORMATION NOTES USED-ON TABLE CURRENT DRAIN RECORD OF CHANGES	1	2
CIRCUIT SCHEMATIC	2	2
COMPONENT LIST CIRCUIT DESCRIPTION	3	2
	4	2

RECORD OF CHANGES

DWG ISS	PREV FURN	STD	MFR DISC	SEE NOTE

NOTES:

1. $\frac{1}{2}$ GROUND RETURN
2. UNLESS OTHERWISE SPECIFIED:
RESISTANCE VALUES ARE IN OHMS
CAPACITANCE VALUES ARE IN MICROFARADS
VALUES PRECEDED BY THE SYMBOL '(PL 5)
OR '(MINUS)' ARE IN VOLTS
3. BATTERY AND GROUND TERMINALS FOR
INTEGRATED CIRCUITS


IC CODE	BAT. TERM.	GRD. TERM.
41AE	16	7,8
41BP	16	8
41BR	16	7,d
41CA	16	8
41CD	16	8
41CF	16	7,8
41CK	16	8
41EG	16	7,8
41EH	16	7,8
41U	16	8
41W	16	8

4. BATTERY AND GROUND TERMINALS FOR
THIS CIRCUIT PACK ARE AS FOLLOWS:

FUNCTION	TERMINAL
+5	000,119
GRD	200,319

5. HORIZONTAL MOUNTING CENTERS AT
0.50 INCH.

6. INTEGRATED CIRCUIT LOCATION GUIDE:
(COMPONENT SIDE SHOWN)



UNMARKED COMPONENTS ARE FILTER CAPACITORS

SYMBOL
BUFFER A
ELEMENT IDENT

TERM. MOD	FUNCT	TERM.	LOC	TERM. MOD	FUNCT	TERM.	LOC
ACKIO	I	308	2A7	INF120	Ø	217	3H7
BLK.CBR1	I	005	3A8	INF130	Ø	306	3H9
BBFLO	I	207	3A9	INF140	Ø	206	3H9
BR0	I	004	2A8	INF150	Ø	300	3H2
BUSYO	I	302	2A3	INTPO	Ø	017	2H8
CLK	I	305	2A7	LDITR1	Ø	203	3H5
GPR0	I	C19	2A6	LWADO	Ø	215	3H7
LACTO	I	208	3A9	MRSTA1	Ø	204	3H0
INF000	I	013	2A1	RDYO	Ø	205	2H0
INF010	I	113	2A1	RT.ADRAD	Ø	003	2H5
INF020	I	014	2A1	RT.ADRBD	Ø	100	2H6
INF030	I	114	2A1	RT.ADRCD	Ø	002	2H6
INF040	I	012	2A1	ST.CLKO	Ø	108	2H1
INF050	I	112	2A0	STUFFO	Ø	212	3H6
INF090	I	217	3A7	SWB1	Ø	009	3H4
INF100	I	216	3A7	SYNCO	Ø	103	2H2
INF110	I	011	3A6	TG.SEQ1	Ø	010	3H5
INF120	I	313	3A6	UNLBADO	Ø	209	3H6
INF130	I	007	3A0	WAITO	Ø	015	2H4
INF140	I	106	3A0	+5	P	000,119	2H2
INF150	I	006	3A0	GRD	G	200,319	2H4
INITO	I	107	2A1				
LDPCXDO	I	318	2A6				
PE1	I	001	2A0				
RCO	I	118	2A2				
RDO	I	115	2A3				
SDO	I	018	2A2				
SLD	I	116	2A3				
STFILLO	I	104	3A2				
C.ORT	Ø	105	3H9				
CLCD1	Ø	309	3H1				
CLC11	Ø	008	3H1				
CSTC1	Ø	111	3H4				
DV.FILL1	Ø	110	3H0				
ENDTO	Ø	109	3H5				
ERO	Ø	304	2H0				
GPO	Ø	117	2H6				
JDENO	Ø	016	2H8				
INFO60	Ø	101	3H3				
INFO70	Ø	102	3H3				
INFO80	Ø	201	3H2				
INFO90	Ø	315	3H8				
INF100	Ø	314	3H8				
INF110	Ø	214	3H8				

SYSTEMS USED ON	DESIGN CONTROL
COMMON SYSTEMS	IH

CURRENT DRAIN: 340mA

SUPPORTING INFORMATION

CATEGORY	NO.
CIRCUIT PACK CODE	JK10
CONNECTOR ON FRAME	947C OR 947A
SERIES FOR LATEST CLASS A CHANGE. (ANY HIGHER SERIES IS ACCEPTABLE.)	
ACCEPTABLE SERIES	1

SHEET INDEX NOTES

1. WHEN CHANGES ARE MADE IN THIS DRAWING ONLY THOSE SHEETS AFFECTED WILL BE REISSUED.
2. THIS SHEET INDEX WILL BE REISSUED AND BROUGHT UP TO DATE EACH TIME ANY SHEET OF THE DRAWING IS REISSUED, OR A NEW SHEET IS ADDED.
3. THE ISSUE NUMBER ASSIGNED TO A CHANGED OR NEW SHEET WILL BE THE SAME ISSUE NUMBER AS THAT OF THE FIRST SHEET.
4. SHEETS THAT ARE NOT CHANGED WILL RETAIN THEIR EXISTING ISSUE NUMBER.
5. THE LAST ISSUE NUMBER OF THE FIRST SHEET INDEX IS RECOGNIZED AS THE LATEST ISSUE NUMBER OF THE DRAWING AS A WHOLE.

NOTICE- NOT FOR USE OR DISCLOSURE OUTSIDE THE BELL SYSTEM EXCEPT UNDER WRITTEN AGREEMENT.

ISSUE
2D1

JK10 CIRCUIT PACK

BUFFER A
CIRCUIT

2

CPS-JK10
4 SHEETS

BELL TELEPHONE LABORATORIES
INCORPORATED

65

PART OF CPS JK10

BUFFER A

COMPONENT LIST

INTEGRATED CIRCUIT

LOC CODE ELEM	IC1 41CA	IC2 41CA	IC3 41CA	IC4 41CA	IC5 41BP	IC6 41BP	IC7 41BP	IC8 41CA	IC9 41U	IC10 41CF	IC11 41BP	IC12 41BP
ID	DESIG SH LOC											
A	GPO 266	ST.ITPO 368	ST.ACTO 369	ST.RDYO 362	GPR1 286	ITP1 3C7	STATUS1B 2F5	SYNCO 2G2	STP.WTO 2C6	STATE1 3E6	HIGH1 3C8	C.BR1 3E9
B	IDENO 268	ST.ULDO 368	RDYO 260	ST.FILO 362	RC1 2C2	LBAD0 367	BLK.WTO 3B9	RT.ADRCO 266	WAIT1 2F4	ACTO 3C9	BLK.CBR1 3C8	
C	WAITO 264	ST.STFO 367	ERO 260	ST.PTYO 363	SST1 2C3	STUFF1 3C6	CLKO 2C7	RT.ADRBO 266	E.SSTO 2D3	MRSTA1 3G0	STFILL1 3C2	
D	INTPO 268	ST.LD? 368	ST.BFLO 369	ST.BRO 363	E.SST1 2C5	STUFFO 3G6	LDITR1 3G5	RT.ADRAO 265	GP.WTO 2D5	READY1 2D4	PARITY 2D0	
E					RD1 2C3	UNLBAD0 3G6	CLK1 2D7			BUSY1 2C4	EO 2B0	
F					SD1 2C2	UNLBAD1 3C6	ACK11 2B7			C.CNT1 3D1	BF.RDYO 2C8	
G					GP.RSO 2C6	LBAD1 3C7	STATUS1A 2F5			TACT1 3B9	BR1 2B8	

LOC CODE ELEM	IC13 41U	IC14 41U	IC15 41U	IC16 41CD	IC17 41CK	IC18 41W	IC19 41AE	IC20 41EH	IC21 41EG	IC22 41BR	IC23 41AE
ID	DESIG SH LOC										
A	E.RDO 2G3	C.STCO 3E4	CLCO1 3G1	D.CMDO 3B0	D.36CD1 2C1	SYNCO 2F2	DLYCLK1B 2E6	RDY1 2F0	INFO4 2E1	C.STC1 3G4	CL.BRO 3G3
B	BF.WTO 2D4	E.STUFO 3E5	CLCO0 3E1			DY.FILL1 3G0	DLYCLK1A 2D6	MRSTA0 300	EDCLK1 2B6	INTP1 2D8	ADDR0 2D1
C	E.SDO 2D3	ER1 2F0	CLC10 3G1			TG.SEQ1 3G5		BLK.WTO 300	IDEN1 2F8	SWB1 3G4	
D	E.RCO 2W2	E.UNLDO 3E5	CLC11 3G1			L.STA1 3D4		CLEARO 2C2	INFO5 2B0	CL.BR1 3G3	
E											
F											
G											

CAPACITOR

DESIG	CODE
[4] C1-C4	601A,5
[23] C5-C27	KS-1977A 15,0.1

RESISTOR

DESIG	CODE
[2] R1, R2	KS-20616 11A, 1.4KΩ
R3	KS-20616 11A, 1KΩ
R4	KS-20616 11A, 1.4KΩ

CIRCUIT DESCRIPTION

CIRCUIT PACK JK10 HANDLES THE BUFFER ADDRESS AND COMMAND DECODING AND HANDSHAKING ON THE COMMON PARALLEL BUS. BUFFER ADDRESS 001011 APPEARING ON BUS LEADS INFO00-INFO50 IS DECODED BY D.36CD1 CAUSING THE ADDRESS F/F ADDR0 TO BE CLEARED ON THE LEADING EDGE OF RCO, SELECTING THE BUFFER AND ENABLING COMMAND INPUTS SDO, RDO AND SSTO AS WELL AS THE ERO OUTPUT. THE BUFFER IS Deselected (ADDR0 IS SET) EITHER BY INITO OR BY AN RC ACCOMPANYING A NONBUFFER DEVICE CODE. AN ADDRESSED CIRCUIT RETURNS SYNCO IN RESPONSE TO RCO, SDO, RDO, OR SSTO AND NEGATES SYNCO FOLLOWING THE REMOVAL OF THE COMMAND SIGNAL. ERO IS ASSERTED BY RCO AND IS HELD TRUE BY A PARITY ERROR INDICATION (PE1 TRUE).

THE RECEPTION OF AN SSTO LITES STATUS INFORMATION ONTO THE BUS AND ASSERTS WAITO AND PARITY GENERATE REQUEST GPO IN ADDITION TO SYNCO. THE NEXT FALLING EDGE OF CLK SETS DLYCLK1A AND THE FOLLOWING RISING EDGE SETS DLYCLK1B, CUTTING OFF GPO. THE PARITY GENERATION CIRCUITS IN THE BUS TERMINATOR RESPOND BY ASSERTING GPRO WHICH REMOVES STATUS INFORMATION FROM THE BUS AND INHIBITS THE BUFFER WAITO. THE DELAY CHAIN IS CLEARED WHEN SSTO IS REMOVED.

RDO CLOCKS INFORMATION ON THE PARALLEL BUS INTO THE INTERMEDIATE TRANSFER REGISTER, ITR, ON JK12 VIA LEAD LDITR1. SDO GATES THE ITR ONTO THE BUS VIA LEAD ENDO.

WAITO IS ASSERTED WHEN BUSY0 IS ACTIVE AND THE BUFFER IS SELECTED BUT MAY BE BLOCKED AT GATE BLK.WTO BY COMMAND DECODER (D.CMDO) OUTPUT 7. INTPO IS ASSERTED WHEN BRO IS ACTIVE AND THE STATE REGISTER ITP.BFF BIT IS NOT SET. AN INTERRUPT CONDITION ENABLES BUFFER INTERRUPT IDENTIFICATION GATE IDENO IN RESPONSE TO AN ACKIO COMMAND.

D.CMDO DECODES THE INFORMATION ON INF130-INF150 WHEN RCO IS ON TO ACTIVATE 1 OUT OF 8 DECODER OUTPUTS. OUTPUT 7 PREVIOUSLY MENTIONED IS USED IN CONNECTION WITH A WOP COMMAND.

OUTPUT 5 CLOCKS THE BIT PATTERN ON LEADS INFO90-INF120 INTO THE 4-BIT STATE REGISTER STATE1. THE STATE REGISTER CONTROLS THE STATES OF LEADS STUFFO, UNLBAD0, LBAD0, INT.BFF1 WHICH INDICATE THE TYPE OF OPERATION TO BE PERFORMED ON THE OFF-LINE BUFFER. OUTPUT 4 ASSERTS SWB1, TOGGING THE ACT F/F ON JK11 AND EFFECTING A BUFFER SWITCH. OUTPUT 3 CLOCKS THE CL.BRO F/F WHICH ASSERTS C.BR1, CLEARING THE 9R FLAG ON JK11. CL.BRO F/F MAY BE HELD SET BY AN ACTIVE LEVEL ON 5.3.CBR1. OUTPUT 2 ASSERTS EITHER CLC11 OR CLCO1 TO CLEAR THE BUFFER COUNTER INDICATED BY THE STATE OF IACTO. OUTPUT 1 ASSERTS DY.FILL1 RESULTING IN A CC-INITIATED ON-LINE BUFFER FILL OPERATION. OUTPUT 0 PERFORMS BUFFER INITIALIZATION (AS DOES LEAD INITO) BY RESETTING STATE1, CLEARING BOTH ON-LINE AND OFF-LINE BUFFER COUNTERS VIA CLCO1 AND CLC11, AND ASSERTING MRSTA1. OUTPUT 6 OF D.CMDO IS NOT USED.

CSTC1 CLEARS THE STUFF SEQUENCE COUNTER ON JK11 WHILE THE LOAD BIT IN THE STATE REGISTER IS BEING SET. TG.SEQ1 STARTS OFF-LINE SEQUENCING ON JK11 IF EITHER THE STATE REGISTER STUFF OR UNLBAD0 BIT IS BEING SET OR IF RDO OR SDO IS ACTIVE.

D.CMDO TRUTH TABLE
(ASSUME E.RCO ACTIVE)

INF150	INF140	INF130	ASSERTED DECODER OUTPUT
0	0	0	7
0	0	1	3
0	1	0	5
0	1	1	1
1	0	0	6
1	0	1	2
1	1	0	4
1	1	1	0

2D1

JK10 CIRCUIT PACK		2	CPS-JK10 SHEET 4
BELL TELEPHONE LABORATORIES INCORPORATED		6S	PRINTED IN U.S.A.

CPS-JK10