



TECHNICAL SPECIFICATION

Transmission Systems

DIGITAL ACCESS AND CROSS-CONNECT SYSTEM II (DACS II) RELEASE 6.0

General

This document provides the technical specifications for the AT&T Digital Access and Cross-Connect System II (DACS II), Release 6.0. DACS II Release 6.0 system terminates digital signal at levels 1 & 3 (DS1 & DS3), and 2.048Mbit/s Primary Block (E1) facilities. It supports cross-connect and test access for DS0 (64Kbit/s), Nx64Kbit/s, DS1, E1, and Digital Data Systems (DDS) subrate signals; and provides Digital Signal Processing (DSP) functions for DS0 signals. It also monitors the facilities' performance, provides interfaces for remote operation support, and performs facility and equipment maintenance.

DACS II Release 6.0 supports two new frame types: the Enclosed Single Bay Frame (ESBF) capable of supporting 2 units in any combination (IFTU/DSPU/DS3U); and the Enclosed Capacity Expansion Frame (ECEP) capable of supporting up to 7 bays, or up to 16 units. The Enclosed frames are EMC compliant. DACS II uses a hard disk and a cartridge tape as the primary and secondary memory backup, respectively, to provide nonvolatile storage for the executable code and the system database.



Organization

This Customer Information Release (CIR) – Technical Specification consists of a cover sheet and an attachment which contains the detailed information for the DACS II Release 6.0 features and requirements.

DACS II Documentation

Additional documentation on DACS II may be ordered from the AT&T Customer Information Center by calling 1-800-432-6600 (1-800-432-8432 for CIRs).

Distribution

The distribution of this document is managed by AT&T Network Systems Product Management – Transmission personnel, and it is distributed to customers either directly or through AT&T Account Management teams. For additional information including availability, please call your AT&T Account Executive.

**ATTACHMENT
DACS II RELEASE 6.0**

CONTENTS

1. GENERAL DESCRIPTION	1
2. SYNCHRONIZATION AND TIMING	3
2.1 Operation	3
2.2 Time Base Options	4
2.3 Timing Input Options	4
2.4 Timing Output Options	7
2.5 Pull-in Range	8
2.6 Jitter Tolerance	8
2.7 Timing Reference Maintenance	9
2.8 Timing Reference Selection	10
2.9 Timing Generation Maintenance	11
2.10 Hardware Error Detection	11
2.11 Error Recovery and Protection Switching	11
3. TRANSMISSION CHARACTERISTICS	13
3.1 Interface Characteristics	13
3.2 Framing Modes	14
3.3 Reframe Time	15
3.4 Internal Transmission Characteristics	16
3.5 False Framing Immunity and Rejection	17
3.6 Out-of-Frame (OOF) Detection Limits	17
3.7 Line Coding	17
3.8 Channel Sequencing Formats	18
3.9 Signaling Characteristics	18
3.10 64Kbit/s Channel Capability	20
3.11 Clear-DS1 Capability	21
3.12 Clear-2Mbit/s Capability	21
4. DIGITAL SIGNAL PROCESSING	21
4.1 Digital Multipoint Bridge (DMB) TM665	22
4.2 E1 C-Bit Processor (TM747)	23
4.3 Subrate Multiplexer Circuit Pack (TM739)	25
4.4 Multipoint Junction Unit Circuit Pack (TM740)	25
5. OFFICE ALARMS	25
5.1 Alarm Classification	26
5.2 Alarm Types	26
6. FACILITY ALARMS AND PERFORMANCE MONITORING	27
6.1 DS1 Facility Alarms and Performance Monitoring	27
6.2 DS3 Facility Alarms and Performance Monitoring	36
6.3 E1 Primary Block Facility Alarms and Performance Monitoring	37
7. EQUIPMENT AND FACILITY PROTECTION	45
7.1 Hardware Protection	45
7.2 SLC® Carrier Interface Protection and Switching Performance	47
7.3 Software Protection and Data Transfer Performance	49
8. CROSS-CONNECT CAPABILITY AND PERFORMANCE	50
8.1 Supported Cross-Connect Types	50
8.2 Cross-Connect Execution Time	50
9. TEST ACCESS CAPABILITY AND PERFORMANCE	53

9.1	Test Access Types	53
9.2	Test Access Execution Time	53
10.	SERVICE RECONFIGURATION	56
10.1	Alternate Map Outage Time	56
10.2	ACON Outage Time	57
10.3	Subrate Roll Outage Time	57
10.4	DS0 Roll Outage Time	57
10.5	DS1 Roll Outage Time	57
11.	ADMINISTRATIVE INTERFACES	58
11.1	Administrative Link Options	58
11.2	Asynchronous Administrative Links	58
11.3	Synchronous Administrative Links	60
11.4	Access Security and Screening	60
11.5	Security Warning Notice	61
11.6	Manual Interface	61
12.	POWER AND BATTERY	61
12.1	Primary Power Supply Limits	61
12.2	Common Equipment and Unit Power Consumption	62
12.3	Power Failure Indicators	63
12.4	Power-on Indicator	63
12.5	Power Protection	63
13.	PHYSICAL SPECIFICATIONS	63
13.1	Frame Types	63
13.2	Frame Configurations	64
13.3	Shipping Dimensions	64
13.4	Installed Weight and Shipping Weight	64
14.	ENVIRONMENTAL SPECIFICATIONS	65
14.1	Temperature and Humidity	65
14.2	Handling, Transportation, and Office Vibration	65
14.3	Electrostatic Discharge (ESD)	65
14.4	Electromagnetic Interference (EMI)	66
14.5	Fire Resistance and Flammability	67
14.6	Underwriters Laboratories Listing	67
15.	SYSTEM RELIABILITY	68
16.	TERMINOLOGY	71

List of Tables

Table A	— Absolute Transmission Delay Through DACS II	16
Table B	— DACS II Digital Multipoint Bridge Capacity	23
Table C	— DACS II CPR Network Alarm Ranges	24
Table D	— DACS II C-Bit Processing Capacity	25
Table E	— DACS II DS1 Carrier Group Alarms	29
Table F	— DACS II DS1 Facility Performance Monitoring Parameters	32
Table G	— Line and Path Parameter Default Threshold Values	34
Table H	— PB/PC-Type Primary Block Alarm Types	39
Table I	— DACS II PB/PC-Type E1 Facility Performance Monitoring Parameters	41
Table J	— 2 Mbit/s Alarm Types and Levels	42

Table K — TS16 Alarm Types and Levels	42
Table L — Parameter Accumulation During Failures or UAT	44
Table M — Parameter Register Threshold Range and Default Values	45
Table N — DACS II Release 6.0 Circuit Pack Switching Performance	46
Table O — DACS II Release 6.0 DS3U Entity Protection Switching Performance	47
Table P — DACS II TR08 SLC® Carrier Interface Protection Switching Performance	48
Table Q — DACS II SLC Series 5 Carrier System Interface Protection Switching Performance	49
Table R — DACS II Release 6.0 Data Transfer and System Reset Performance	49
Table S — Two-point DS0 Cross-Connect/Disconnect Execution Time	51
Table T — DMB Cross-Connect/Disconnect Execution Time	52
Table U — Clear-DS1 Cross-Connect/Disconnect Execution Time	52
Table V — Clear-2Mbit/s Cross-Connect/Disconnect Execution Time	52
Table W — Subrate Cross-Connect/Disconnect Execution Time	53
Table X — DACS II DS0 Test Access Execution Time	54
Table Y — Nx64Kbit/s Test Access Execution Time	55
Table Z — DACS II Clear-DS1 Test Access Execution Time	55
Table AA — DACS II Clear-2Mbit/s Test Access Execution Time	56
Table AB — DACS II Subrate Test Access Execution Time	56
Table AC — DACS II Release 6.0 Alternate Map Outage Time	57
Table AD — DACS II Release 6.0 ACON Outage Time	57
Table AE — DACS II Non-enclosed Release 6.0 Primary Power Supply Limits	62
Table AF — DACS II Release 6.0 ECEF & ESBF Primary Power Supply Limits	62
Table AG — DACS II Release 6.0 Unit Power Consumptions	62
Table AH — DACS II Release 6.0 Shipping Dimensions	64
Table AI — DACS II Release 6.0 Frame Weight	65
Table AJ — DACS II Operating Temperature and Humidity Limits	65
Table AK — DACS II Release 6.0 System Reliability Estimates	68
Table AL — DACS II Release 6.0 Circuit Pack Failure Rates	69

**ATTACHMENT
DACS II RELEASE 6.0**

1. GENERAL DESCRIPTION

DACS II is a software-controlled Digital Cross-Connect System (DCS) which terminates DS1s, DS1s within a DS3, and 2Mbit/s or E1 primary block facilities. DACS II provides cross-connect and test access for DS0, Nx64Kbit/s, clear DS1, clear 2Mbit/s, and Digital Data System (DDS) subrate signals. DACS II also supports Digital Signal Processing (DSP) functions for DS0 and DDS subrate signals. It also performs facility and equipment maintenance and provides interfaces for remote operations support. A fully equipped DACS II Capacity Expansion Frame (CEF) supports 7 bays and 16 units and provides a maximum capacity of 2,560 DS1 terminations, 2,048 E1 primary block terminations, or 96 DS3 facilities (equivalent to 2,688 DS1 terminations). In addition, it supports the DSP functions with the capacity of 4,096 DS0 (64 kb/s) channels per Digital Signal Processing Unit (DSPU).

DACS II system timing is provided by a duplicated Synchronizer (SYNC) which obtains a reference signal from either a high-stability internal clock or from one of several external reference signals. DACS II internal operations and maintenance activities are controlled by a multiprocessor system interconnected by a Local Area Network (LAN). The system also provides nonvolatile storage for the executable code and the system data base by using a hard disk and a cartridge tape unit.

This document contains technical specifications for DACS II features, performance information, external interfaces, environmental considerations, and system reliability. This information supplements the information contained in the AT&T DACS II documentation listed on the next page.

AT&T DACS II DOCUMENTATION

AT&T 365-353-000	DACS II, Releases 1 Through 6.0 - Customer Reference Manual
AT&T 365-353-001	DACS II, Release 6.0 (PDS) - Operation and Maintenance Manual
AT&T 365-353-002	DACS II, Release 6.0 (PDS) - Command and Message Manual
AT&T 365-353-003	DACS II, Release 6.0 (PDS) - Quick Reference Guide
AT&T 365-353-011	DACS II, Release 6.0 (MML) - Operation and Maintenance Manual
AT&T 365-353-012	DACS II, Release 6.0 (MML) - Command and Message Manual
AT&T 365-353-013	DACS II, Releases 6.0 (MML) - Quick Reference Guide
AT&T 365-353-021	DACS II, Release 6.0 (PDS) 2.048Mbit/s Interface - Operation and Maintenance Manual
AT&T 365-353-022	DACS II, Release 6.0 (PDS) 2.048Mbit/s Interface - Command and Message Manual
AT&T 365-353-023	DACS II, Release 6.0 (PDS) 2.048Mbit/s Interface - Quick Reference Guide
AT&T 365-353-031	DACS II, Release 6.0 (MML) 2.048Mbit/s Interface - Operation and Maintenance Manual
AT&T 365-353-032	DACS II, Release 6.0 (MML) 2.048Mbit/s Interface - Command and Message Manual
AT&T 365-353-033	DACS II, Release 6.0 (MML) 2.048Mbit/s Interface - Quick Reference Guide
CIR 365-099-130TD	DACS II Technical Description, Release 6.0 Features
SD 96683-01	Application Schematic for DACS II Enclosed Single Bay Frame(ESBF)
SD 96699-01	Application Schematic for DACS II Enclosed Capacity Expansion Frame (ECEP)

2. SYNCHRONIZATION AND TIMING

The Synchronizer is the main timing element for DACS II. It generates timing signals that are synchronized to the network timing references. The Synchronizer consists of fully duplicated circuit packs, each containing a set of up to four Timing Link Interfaces (TLIs), a Digital Phase Locked Loop (DPLL), a Time Base (TB), and a Synchronizer Power Unit (SPU).

The TLIs provide the external timing interface for the Synchronizer and can be optionally equipped as timing extractors (to derive timing) or timing distributors. The options may be equipped in a mixed configuration that both extracts and distributes timing signals.

The DPLL provides timing signals for DACS II. The two DPLLs in the duplicated Synchronizer exchange timing and status information for phase alignment and facilitate hitless protection switching operations.

The TBs contain oscillators used by the DPLLs to synthesize the DACS II system timing signals at the frequency of the incoming timing reference. In the event that all external timing references fail, the stability of the TBs determines the holdover stability of the Synchronizer.

2.1 Operation

The Synchronizer can be optionally equipped to operate at either the Stratum 3 or Stratum 2 level in the North American Synchronization Hierarchy in accordance with the following standard documents:

- "Digital Synchronization Network Plan", Bellcore Technical Advisory TA-NPL-000436, Issue 1, November 1986.
- "Synchronization Interface Standards for Digital Networks", ANSI T1.101-1987.
- "Digital Synchronization Network Plan", AT&T Technical Reference PUB 60110, December, 1983.

The Synchronizer can also be equipped to operate at either the CEPT Toll or CEPT Local level in the hierarchy defined by the CCITT. Any option can be configured to operate in a slave or master synchronization mode. In the master synchronization mode, DACS II can serve as a timing source for an isolated timing network without external timing links.

The Synchronizer supports three operational modes:

1. Fast lock
2. Normal
3. Holdover.

The fast lock mode is used to quickly lock internal oscillators to an external reference frequency. The normal mode is active during typical operation, and the holdover mode is utilized when all external timing references are impaired. In the holdover mode, the Synchronizer maintains the output frequency at the last known good value of the external reference and is subject to the stability of the TB option specified.

2.2 Time Base Options

There are four time base stability options. Each option is provided by a different code of TB circuit pack.

2.2.1 Time Base Stratum 3 (TG60)

The Stratum 3 time base option provides an overall frequency stability of better than $\pm 1 \times 10^{-7}$ /day over DACS II's operating temperature range and input voltage range.

2.2.2 Time Base CEPT Local (TG61)

The CEPT Local time base option provides an overall frequency stability of better than $\pm 1 \times 10^{-8}$ /day over DACS II's operating temperature range and input voltage range.

2.2.3 Time Base CEPT Toll (TG62)

The CEPT Toll time base option provides an overall frequency stability of better than $\pm 2 \times 10^{-9}$ /day over DACS II's operating temperature range and input voltage range.

2.2.4 Time Base Stratum 2 (TG63)

The Stratum 2 time base option provides an overall frequency stability of better than $\pm 1 \times 10^{-10}$ /day over any 15°C temperature interval in DACS II's operating temperature range and input voltage range.

2.3 Timing Input Options

There are six options for timing reference inputs. Each option is provided by a different code of TLI circuit pack.

2.3.1 Timing Extractor Bipolar DS1 (TG64)

This circuit pack is compatible with the signal specifications for DSX-1 interconnection detailed in the following two standard documents:

- "Digital Hierarchy - Electrical Interfaces", ANSI T1.102-1987.
- "Interconnection Specifications for Digital Cross-Connects", AT&T Compatibility Bulletin 119.

Signal Characteristics

Number of Inputs: 2 per circuit pack
Frequency: 1.544 Mb/s
Line Format: Bipolar, B8ZS
Framing Format: D4, ESF, T1DM
Level: 1.0 V peak to peak minimum
Acceptable Jitter: less than 5 microseconds rms.

Cable Characteristics

Type: twisted pair, balanced
Impedance: 100Ω resistive (2% tolerance).

2.3.2 Timing Extractor E1 Primary Block, 120Ω (TG65)

This circuit pack is compatible with CCITT signal specifications for 2.048 Mb/s Primary Block signals terminated at 120 ohms detailed in "Physical/Electrical Characteristics of Hierarchical Digital Interfaces", CCITT Blue Book, Recommendation G.703 Section 6, 1988.

Signal Characteristics

Number of Inputs: 2 per circuit pack
Frequency: 2.048 Mb/s
Line Format: AMI, HDB3
Framing Format: CCS, ERSM, PCS0, PCS1
Level: 1.0 V peak to peak minimum
Acceptable Jitter: less than 5 microseconds rms.

Cable Characteristics

Type: twisted pair, balanced
Impedance: 120Ω resistive (2% tolerance).

2.3.3 Timing Extractor Composite Clock (TG66)

This circuit pack is compatible with the Composite Clock signal specifications described in Bellcore Document TA-TSY-000378 "Timing Signal Generator (TSG) Requirements and Objectives", April 1986, Section 5.1 part 11.

Signal Characteristics

Number of Inputs: 2 per circuit pack
Frequency: 64 kb/s
Format: DDS Composite Clock
Level: 3.8V to 6.6V peak to peak
Acceptable Jitter: less than 5 microseconds rms.

Cable Characteristics

Type: twisted pair, balanced
Impedance: 135Ω resistive (2% tolerance).

2.3.4 Timing Extractor Unipolar Clock (TG67)

This circuit pack terminates sinusoidal or square wave balanced clock signals.

Signal Characteristics

Number of Inputs: 2 per circuit pack
Frequency: 512 KHz, 1.0 MHz, 1.544 MHz, 2.048 MHz, 5.0 MHz
Format: Sinusoidal or square wave
Level: 0.3V to 3.0V peak to peak
Acceptable Jitter: less than 5 microseconds rms.

Cable Characteristics

Type: twisted pair, balanced
Impedance: 100Ω resistive (2% tolerance).

2.3.5 Timing Extractor BSRF Clock (TG68)

This circuit pack terminates a 2.048 MHz BSRF analog carrier signal or a E1 2.048 MHz timing signal.

Signal Characteristics

Number of Inputs: 2 per circuit pack
Frequency: 2.048 MHz
Format: sine wave or square wave
Level: -20 dBm \pm 6 dBm minimum
Acceptable Jitter: less than 5 microseconds rms.

Cable Characteristics

Type: coaxial cable, single ended
Impedance: 75 Ω resistive (2% tolerance).

2.3.6 Timing Extractor E1 Primary Block, 75 Ω (TG75)

This circuit pack is compatible with CCITT signal specifications for 2.048 Mb/s Primary Block signals terminated at 75 ohms detailed in "Physical/Electrical Characteristics of Hierarchical Digital Interfaces", CCITT Blue Book Fascicle III.4, Recommendation G.703, 1988.

Signal Characteristics

Number of Inputs: 2 per circuit pack
Frequency: 2.048 Mb/s
Line Format: AMI, HDB3
Framing Format: CCS, ERSM, PCS0, PCS1
Level: 1.0 V peak to peak minimum
Acceptable Jitter: less than 5 microseconds rms.

Cable Characteristics

Type: coaxial cable, single ended
Impedance: 75 Ω resistive (2% tolerance).

2.3.7 CCITT Timing Extractor Composite Clock (TG97)

The TG97 circuit pack is compatible with the signal specifications for CCITT Composite Clock, in accordance with CCITT Fascicle III.4, Recommendation G.703, Section 1.2.2, Table 2.

Signal Characteristics

Number of Inputs: 2 per circuit pack
Frequency: 64 kb/s
Format: CCITT Composite Clock
Level: 1.26V to 2.2V peak to peak
Acceptable Jitter: less than 5 microseconds rms.

Cable Characteristics

Type: twisted pair, balanced
Impedance: 110 Ω resistive (2% tolerance), with return loss greater than 18 dB at 128 kHz.

2.4 Timing Output Options

There are two timing output options. Each option is provided by a different code of TLI circuit pack.

2.4.1 Timing Distributor 64 kb/s Composite Clock (TG70)

This circuit pack distributes four timing references that are compatible with the signal specifications for the DDS Composite Clock, in accordance with AT&T requirements.

Signal Characteristics

Number of Outputs: 4 per circuit pack
Frequency: 64 kb/s
Format: DDS Composite Clock
Level: 4.8 V peak to peak (nominal).

Cable Characteristics

Type: twisted pair
Impedance: 135 Ω resistive (2% tolerance).

Note: The timing provided by a circuit pack may give different readings when measured by different test sets, if one test set provides errored blocks and another provides error-free transmission.

2.4.2 Timing Distributor 2.048 MHz Sine Wave Clock (TG71)

This circuit pack distributes four 2.048 MHz sine wave timing references in accordance with CCITT specifications for 2.048 MHz synchronization interfaces detailed in "Physical/Electrical Characteristics of Hierarchical Digital Interfaces", CCITT Blue Book Fascicle III.4, Recommendation G.703, 1988.

Signal Characteristics

Number of Outputs: 4 per circuit pack
Frequency: 2.048 MHz
Format: Sine wave
Level: 2.2V peak to peak into 75 Ω (nominal)
3.0V peak to peak into 120 Ω (nominal).

Cable Characteristics

Type: coaxial or twisted pair
Impedance: Coaxial 75 Ω resistive; twisted pair 120 Ω resistive
(2% tolerance in either case).

2.5 Pull-in Range

For any signal used to derive timing, the Synchronizer has a frequency lock range of ± 9 ppm.

2.6 Jitter Tolerance

2.6.1 Input Jitter Tolerance

An external timing reference is considered impaired and is removed from service if the input jitter exceeds 5 microseconds rms.

DACS II meets the requirements for susceptibility to jitter on the incoming DS1 signal in accordance with the Bellcore Technical Reference TR-TSY-000009, Issue 1, May 1986, "Asynchronous Digital Multiplexers Requirements and Objectives," and AT&T PUB 43802. Operation with larger jitter amplitudes may result in bit errors, reframes, and slips.

DACS II DS3 interfaces meet the requirements for transmitted jitter and received jitter accommodation in accordance with the Bellcore Technical Reference TR-TSY-000009, Issue 1, May 1986, "Asynchronous Digital Multiplexers Requirements and Objectives"; Section 4.6 and Figure 7.

DACS II is designed to operate error free when the E1 primary input signal contains jitter or wander within the bounds as specified in CCITT Recommendation G.823; paragraph 3.1.1, Table 1/G.823.

2.6.2 Jitter Transfer

The DACS II Synchronizer meets the following three CCITT requirements for jitter transfer from the timing reference signal to any output signals:

- "Timing Requirements at the Outputs of Primary Reference Clocks Suitable for Plesiochronous Operation of International Digital Links", CCITT Blue Book Fascicle III.5, Recommendation G.811, 1988.
- "Timing Requirements at the Outputs of Slave Clocks Suitable for Plesiochronous Operation of International Digital Links", CCITT Blue Book Fascicle III.5, Recommendation G.812, 1988.

- "The Control of Jitter and Wander within Digital Networks which are based on the 2048 (&1544) Kbit/s Hierarchy ", CCITT Blue Book, Recommendations G.823 and G.824, 1988.

2.6.3 Output Jitter

DACS II has maximum jitter at the output port, with no jitter on the input signal, not exceeding 0.05 Unit Interval peak to peak, measured over a bandwidth of 20 - 100 KHz. The test methods specified by CCITT Recommendation G.823 Section 4, were used. (One UI = 488.28 ns for a 2048 Kbit/s signal)

2.7 Timing Reference Maintenance

Performance and failure monitoring capabilities depend on the type of timing references provided to the Synchronizer. All types of timing references are monitored for timing errors. Timing references containing framing are also monitored for framing errors. All in-service timing references, regardless of type, are simultaneously monitored unless otherwise noted.

DACS II provides the following performance/failure monitoring on timing references:

1. Loss of Signal/Carrier Failure Alarm
2. Out of Frame (on framed references only)
3. Bit Error Rate (on framed references only)
4. Excessive Jitter
5. Phase Step (on active reference only)
6. Frequency Offset (on active reference only).

The performance/failure monitoring algorithms are described below.

2.7.1 Loss of Signal/Carrier Failure Alarm (LOS/CFA)

The DACS II Synchronizer monitors all timing references for a LOS/CFA failure. The LOS/CFA failure is triggered differently for unframed and framed timing references. For unframed timing references, this failure corresponds to a loss of signal condition. The failure is triggered by the absence of input clock pulses for 8 milliseconds or more. For framed timing references (DS1 and E1 Primary Rate signals), this failure corresponds to a Carrier Failure Alarm. The Synchronizer asserts the CFA alarm based on the detection of out-of-frame events. The failure is triggered by either a continuous loss of framing for at least one second, or hit-integration of an intermittent but persistent framing failure. Note that reception of DS1 Alarm Indication Signal (AIS) triggers the CFA failure.

Once the LOS/CFA alarm is asserted on a reference, the Synchronizer maintains the alarm and marks the reference unavailable for use until it receives no out-of-frames for 16 continuous seconds. This hysteresis prevents the Synchronizer from returning prematurely to an intermittently failing reference.

2.7.2 Out of Frame (OOF)

The DACS II Synchronizer continuously monitors framed timing references for OOF events. Before any phase sample is input into the phase-locked loop, the microprocessor determines if either a framing error or OOF event occurred since the last phase sample. If so, the phase sample is discarded to isolate the DACS II Synchronizer's output timing from bad input data.

As described previously, OOF event information is integrated off-line to determine whether a Carrier Failure Alarm is present on the reference. Isolated OOF events by themselves will not cause a reference switch by the DACS II Synchronizer. However, there is a correlation between OOF events on a reference and its Bit Error Rate, described below, which is used in the reference selection algorithm.

2.7.3 Bit Error Rate (BER)

The DACS II Synchronizer continuously monitors framed timing references for framing error events. Framing error information is digitally filtered to compute a Bit Error Rate for each framed timing reference. The DACS II Synchronizer determines whether the BER has exceeded a major threshold, internally set at a 10^{-3} rate, a minor threshold, internally set at a 10^{-6} rate, or neither the major nor minor threshold. This information is used by the DACS II Synchronizer to fine tune its selection of the best performing available timing reference as its input source.

2.7.4 Excessive Jitter

The DACS II Synchronizer monitors all timing references for excessive jitter. The Synchronizer continuously runs a variance calculation on the phase samples from each timing reference and sets the excessive jitter alarm if the jitter on a reference exceeds 5 microseconds rms. Once the excessive jitter alarm is asserted, the Synchronizer will maintain the alarm and mark the reference unavailable for use until the measured jitter remains below the threshold for 16 continuous seconds. This hysteresis prevents the Synchronizer from returning prematurely to an intermittently failing reference.

2.7.5 Phase Step

The DACS II Synchronizer monitors the active timing reference for phase steps. The Synchronizer checks every phase sample for a step in phase beyond an internally programmed threshold. If the phase sample is determined to be a phase step, it is discarded to isolate the loop's output timing from bad input data. Phase step information is also input into the jitter monitoring algorithm to determine whether excessive jitter is present on the reference.

2.7.6 Frequency Offset

The DACS II Synchronizer monitors the active timing reference for frequency offset and in conjunction with the DACS II Main Controller, autonomously removes a timing reference from service, raising a frame alarm, if the offset exceeds 9 parts per million from nominal.

2.8 Timing Reference Selection

In the slave synchronization configuration, the Synchronizer employs a reference

switching algorithm that always chooses the best performing available timing reference. If no references meet its minimum acceptable standards, the Synchronizer remains in holdover during the outage plus hysteresis period.

Only one reference (out of a maximum of eight) is selected to derive timing. Reference selection is in accordance with a user provisioned reference priority in conjunction with the timing reference service state (in/out of service) and error status.

Of all the available timing references, the Synchronizer selects the highest priority reference for which no error conditions that affect timing have been detected. The error conditions that make a reference unacceptable are LOS/CFA, Excessive Jitter, and Frequency Offset. Among any references without these failures, the Synchronizer then fine tunes its determination of the healthiest references by preferring those with no BER threshold crossing over those with a 10^{-6} threshold crossing. References with either of those BERs are preferred over those with a 10^{-3} BER. If multiple non-failed links have equivalent BER performance levels, then the user-provisioned source priority is used to select the active reference.

It is possible to manually override the automatic reference selection mechanism by modifying the reference priority and/or the reference service state.

All reference selection and switching are hitless and do not cause perturbation of any internal or external timing signals.

2.9 Timing Generation Maintenance

In addition to providing performance/failure monitoring for the timing references, the DACS II Synchronizer monitors the timing generation and phase-locked loop operation by detecting the following alarms:

1. Synchronizer End of Control Range (EOR) - This alarm is raised when the Synchronizer exceeds 3/4 of its frequency control range in order to lock the DPLL to the active timing reference.
2. Synchronizer Phase Alignment Error - This alarm is raised when a phase offset of greater than 125 microseconds exists between the DPLL and the active timing reference.
3. Frequency Accuracy Error - This alarm applies only to the master synchronization mode in which DACS II serves as a timing source for an isolated timing network without external timing links. This alarm is set when the Synchronizer output clocks reach the frequency accuracy limits of the operational stratum.

2.10 Hardware Error Detection

The Synchronizer circuitry is designed to detect all single hardware faults associated with each component.

2.11 Error Recovery and Protection Switching

Each Synchronizer (DPLL, TB, SPU) comprises a single failure group. A failure of any one of the circuit packs within the active Synchronizer (the Synchronizer that is currently

supplying timing information to the facility terminating units in the DACS II frame) will result in switching to the duplicate Synchronizer and removal of the failed Synchronizer from service. In the event that the duplicate Synchronizer is already out of service and the active Synchronizer fails, a switch will not be executed.

Each timing reference input is an independent failure group. Timing reference inputs are also independent of Synchronizer (DPLL, TB, SPU) failure groups. Error recovery for the timing references is performed entirely by each Synchronizer through the use of internal error monitors in combination with a user programmable priority scheme. In the event that all timing references fail, the Synchronizer will enter the holdover mode. If the duplicate Synchronizer has a good timing reference available, then a switch to the duplicate Synchronizer will be executed.

3. TRANSMISSION CHARACTERISTICS

The DACS II interfaces with digital transmission facilities at the DS1 (1.544 Mb/s), E1 primary block (2.048 Mb/s), and DS3 (44.736 Mb/s) levels.

3.1 Interface Characteristics

The DACS II provides fully connectorized cable interfaces for the following facility terminations:

- **DS1 Interface**

The DACS II DS1 interface has a nominal termination impedance of 120Ω. The DS1 signal meets the requirements specified in AT&T Compatibility Bulletin 119 (CB 119) for signals interfacing at the DSX-1 cross-connect frame.

Two cable types are recommended for the DS1 facilities:

- AT&T 1249C

This cable type provides 20 twisted pairs and meets the requirements with up to 450 feet between the DACS II frame and the DSX-1.

- AT&T 609C (ABAM)

This cable type provides 25 twisted pairs in a fire-retardant, shielded cable and meets the requirements with up to 655 feet between the DACS II frame and the DSX-1.

Transmit and receive signals of the DS1 interface are carried in separate cables. Five programmable equalizer settings are provided to maintain the pulse shape and amplitude within the template specified in CB 119 over the full range of cabling distance.

DACS II Release 6.0 Enclosed frames meet European Norms (EN) 55 022 by having an adapter panel for each module, with individual cable connectors, of type BT43 or IEC169-13 1.6/5.6. These panels are required for connection with 75Ω coaxial cables. The maximum allowable cable diameter is 5.2mm (0.20"). The minimum center-to-center distance between connectors is 22.2mm (0.875").

- **DS3 Interface**

The DACS II DS3 interface has a nominal termination impedance of 75Ω. The DS3 signal meets the pulse shape and amplitude requirements specified in the ANSI T1.102-1987 standard for electrical interfaces in the digital hierarchy and is DSX-3 compatible.

The recommended cable type for DS3 facilities is AT&T 734A coaxial cable or equivalent which meets the requirements with up to 450 feet between the DACS II frame and the DSX-3.

Transmit and receive signals of the DS3 interface are carried in separate cables. In the transmit direction, a programmable Line Build Out (LBO) setting, per DS3, is provided to maintain the pulse shape and amplitude within the template specified in T1.102-1987 over the full range of cabling distance.

- E1 Primary Block Interface

The DACS II E1 primary block interface has a nominal termination impedance of 120Ω or 75Ω. The E1 primary block signal meets the pulse shape and amplitude requirements specified in CCITT Blue Book. Recommendation G.703, Interface at 2048 kb/s.

For the E1 interface, DACS II provides the same connector/adaptor panels as those for DS1 interface, to which customer cables can be attached. The same cable types for the DS1 facilities are recommended for the E1 primary block facilities. Transmit and receive signals should be carried in separate cables.

3.2 Framing Modes

- DS1 Framing Modes

DACS II supports the following DS1 framing modes:

1. D4 Superframe (SF): in accordance with PUB 43801, "Digital Channel Bank Requirements and Objectives."
2. Extended Superframe (ESF): in accordance with Bellcore Technical Reference TR-TSY-000194, Extended Superframe Format, Issue 1, December 1987 and AT&T Compatibility Bulletin 142 (CB 142), "Extended Framing Format Interface Specification."
3. DDS T1 Data Multiplexer (T1DM): in accordance with Bellcore Technical Advisory TA-TSY-000278, "Digital Data System (DDS) T1 Data Multiplexer (T1DM) Requirements," Issue 1, November 1985 and Bell System Technical Journal (BSTJ) Vol. 54 No. 5 May/June 1975, pages 893 - 918, "Digital Data System Digital Multiplexers."
4. SLC® 96 Carrier Framing Format: in accordance with Bellcore Technical Reference TR-TSY-000008, "Digital Interface Between The SLC® 96 Digital Loop Carrier System And A Local Digital Switch," Issue 2, August 1987.
5. Transparent: 1.544 Mb/s signal with and without framing pattern.

- DS3 Framing Modes

DACS II supports the following DS3 framing modes:

1. M13: as per Bellcore Technical Reference TR-TSY-000009, "Asynchronous Digital Multiplexers Requirements and Objectives", Issue 1, May 1986.
2. C-Bit Parity: as defined in "DS3 C-Bit Parity Format Path and Idle Signal Identification Features - AT&T NOG Requirements for DS3 NTE, DACS III, and the DS3 Performance Monitor", V.T. Tatulis, August 31, 1987.

- E1 Primary Block Framing Mode

DACS II supports the basic frame structure at 2048 Kbit/s in accordance with "Frame Alignment and CRC Procedures Relating to Basic Frame Structures Defined in Rec. G.704, (1988)" CCITT Recommendation G.706, 1991. DACS II also supports transparent 2048 Kbit/s signals with and without framing.

DACS II supports automatic CRC-4 for CRC-4 multiframe in accordance with CCITT Recommendation G.706, Annex B, 1991.

3.3 Reframe Time

Reframe times required by DACS II for DS1, DS3, and E1 signals are listed below. Note that these reframe time values are based upon the assumption that there are no false framing patterns.

- **DS1 Reframe Time**

DACS II meets the 50 ms maximum average reframe time requirement for DS1 facilities specified in Bellcore TR-TSY-000170. The reframe time is dependent upon framing formats, as follows:

1. D4 SF: 9 milliseconds
2. ESF: 12 milliseconds
3. T1DM: 2 milliseconds
4. SLC 96 Carrier: 9 milliseconds.

- **DS3 Reframe Time**

DACS II meets the DS3 facility reframe time requirements specified in Bellcore TR-TSY-000009. The maximum average reframe time for DS3 facilities is 1.03 milliseconds.

- **E1 Primary Block Reframe Time**

The maximum average reframe time for E1 primary block facilities is 3 milliseconds.

3.4 Internal Transmission Characteristics

3.4.1 Loss and Delay Distortion

The DACS II equipment does not introduce any delay distortion in the transmission path. There is programmable gain and loss associated with the DMB function (see DMB details in Section 4).

3.4.2 Blocking

DACS II is a fully nonblocking cross-connect system. That is, it allows absolute connectivity through the system.

3.4.3 Transmission Delay

Table A specifies the absolute delay introduced by DACS II for a 64 kb/s channel passing through a DACS II system. DACS II meets Bellcore TR-TSY-000170 requirements with all maximum delay points less than 0.7 ms, except for the case where special processing such as ZBTSI or DSP is required.

Table A — Absolute Transmission Delay Through DACS II

CONDITION	DELAY (microseconds)			
	DS1+ECCN Processing	DS1+ZBTSI+ECCN Processing	DS1+DSPC+ECCN Processing	DS3+DS1+ECCN Processing
Minimum	40	560	293	41
Maximum	544	1064	797	545
Nominal	293	813	546	294

The DS1 and Expanded Cross-Connect Network (ECCN) processing delay include:

- DS1 line phase uncertainty relative to the internally (DACS II) defined reference.
- Transport and processing delay through the DS1 termination ports and the cross-connect network.
- Channel rearrangement delay.

The values used for the Digital Signal Processing Circuit (DSPC) assumes that the signal only passes through the DSPC once.

3.4.4 DS0 Errors

The DACS II introduces no errors on signals cross-connected through it and provides virtually error-free; that is, less than one error in 10^{10} bits, transmission of DS0 signals across the system. The only exception is circuits using robbed bit signaling in which, due to the nature of the robbed bit signaling, the least significant bit is overwritten with signaling information every sixth frame.

3.5 False Framing Immunity and Rejection

- DS1

For false framing immunity at the DS1 level, DACS II equipment utilizes the 193rd bit F_s+F_t framing pattern, and the in-frame condition is declared only when one unique pattern is identified.

The possibility of false framing pattern propagation is suppressed in DACS II equipment by overwriting signaling bit positions.

- DS3

For DS3 circuits, the framing and multiframe alignment bits (F-bits and M-bits, respectively) are used to maintain in-frame conditions.

- E1 Primary Block False Framing

For E1 primary block facilities, the TS0 frame is used to maintain in-frame conditions.

3.6 Out-of-Frame (OOF) Detection Limits

- DS1 Facility

The DS1 facility OOF detection limits are mode dependent and are listed below:

1. D4 SF and T1DM framing modes: 2 out of 4 framing bits in error
2. ESF framing mode: 2 out of 4 framing bits in error or, if the facility is already out-of-frame, 32 out of 33 CRC-6 check bit errors.

- DS3 Facility

The DS3 facility OOF detection limits are 3 out of 16 consecutive F-bits in error, or 2 mismatches in the M-bits of 4 consecutive frames.

- E1 Primary Block Facility

The E1 primary block (2.048 Mb/s) OOF detection limits are three consecutive 7-bit framing patterns (that is, 7 bits of TS0 frame word) or three consecutive bit 2 errors of the Not Frame Word (NFW).

3.7 Line Coding

- DS1 Line Coding

DACS II supports the following DS1 line codes:

1. Zero Code Suppression (ZCS)
2. No Zero Code Suppression (NZCS)
3. Alternate Mark Inversion (AMI) Bipolar
4. Bipolar with 8 Zero Substitution (B8ZS)
5. Zero Byte Time Slot Interchange (ZBTSI).

- DS3 Line Coding

DACS II supports the Bipolar with 3 Zero Substitution (B3ZS) DS3 line code

- E1 Line Coding

DACS II supports the High Density Bipolar of order 3 (HDB3) E1 primary block line code.

3.8 Channel Sequencing Formats

- DS1 Channel Sequencing Formats

DACS II provides DS1 transmission interfaces having the following channel numbering formats in accordance with AT&T PUB 43801:

1. D1D
2. D2
3. D4.

- E1 Primary Block Channel Sequencing Formats

DACS II also meets the telephone channel numbering and time slot channel numbering as specified in CCITT standards for cross-connecting time slots between E1 2.048 Mb/s primary blocks.

3.9 Signaling Characteristics

DACS II channel-associated signaling has the following characteristics for DS1 and E1 primary block facilities.

3.9.1 Signaling Modes

- Per Channel Signaling Modes for DS1 Facility

DACS II supports the following per channel signaling modes for DS1 facilities:

1. Robbed bit: The signaling bits are transmitted in the least significant bit of the data channel every sixth frame. The signaling frames and bits are identified by a superframe sequence (12 frames for the D4 mode; 24 frames for the ESF mode) in the 193rd bit.
2. Digital Multiplexed Interface-Bit Oriented Signaling (DMI-BOS): It provides a signaling channel (in channel 24) without robbing bits from the data channel. The signaling bits are identified by a superframe sequence in channel 24.
3. Transparent: No signaling bits are associated with the channel.

- Per Channel Signaling Modes for E1 Primary Block Facility

DACS II supports two multiframe and signaling formats for E1 primary block facilities:

1. Nonsignaling Associated (NSA) format

With this format, DACS II does not process signaling; that is, it is transparent to signaling, but can carry signaling formats such as Common Channel Signaling (CCS), in-band signaling, or data channel with no signaling.

2. Channel Associated Signaling (CAS)

With this format, Time Slot 16 (TS16) of the E1 primary block facility is used to carry channel associated signaling information as specified in CCITT Recommendation G.704.

3.9.2 Signaling Formats

DACS II supports the following DS0 signaling formats:

- 2-state signaling
- 4-state signaling
- 16-state signaling
- Transparent Signaling.

The application of the signaling formats is framing mode dependent, as follows:

- The 2-state and 4-state signaling and transparency are applicable for either the D4 SF or ESF framing mode.
- The 16-state signaling is only applicable for the ESF framing mode and the E1 signals.

3.9.3 Signaling Fixing

For DS0 channels provisioned with the robbed bit signaling mode, DACS II performs the following signaling fixing features:

- For 4-state signaling, if both A and B signaling bits are not equal (that is, 01 or 10), on a cross-connection with signaling, DACS II forces the least significant bit of the outgoing channel to 1 in a signaling frame when the incoming channel was in a signaling frame.
- For 16-state signaling, the least significant bit of a signaling frame is forced to 1 if A,B,C, and D signaling bits are not equal (that is, 0001,0010,.....,1110), if the incoming channel was in a signaling frame.

This algorithm prevents generation of false framing patterns when a circuit traverses multiple DACSs.

3.9.4 Signaling Freezing

DACS II enters the signaling freezing state when one of the following conditions occurs:

- An out of frame (OOF)
- A single framing bit error, or
- In the D4 with DMI-BOS mode when 2 frames contain remote frame alarm (RFA) - yellow alarm.

The signaling freezing is done by maintaining the signaling state that existed before the detection of the failure condition. The signaling freezing state is released when the above conditions are removed and two superframes have passed or when a Carrier Failure Alarm (CFA) is entered.

3.9.5 Signal Distortion

DACS II does not insert any envelope distortion in the line signal. The only noise contribution is associated with robbed bit signaling and the lack of superframe alignment.

3.9.6 Signaling Channel Alarms

Signaling alarms are framing mode dependent as follows:

- Local Multiframe Alarm (LMA) is available in the D4 SF framing mode with DMI-BOS as Carrier Group Alarm (CGA).
- LMA is available in the ESF framing mode (voice and data with DMI-BOS) as CGA.
- Remote Multiframe Alarm (RMA) is available in the D4 SF and ESF framing modes (voice and data with DMI-BOS) as CGA. The RMA application for ESF data does not invoke trunk conditioning.
- LMA and RMA are available in the E1 primary block facilities.

3.9.7 Programmable Signaling Insertion Modes

DACS II supports the following programmable signaling output insertion word modes for DS1 and E1 primary block facilities.

- DS1 Facilities

DACS II supports the following per channel signaling output insertion modes for DS1 facilities:

1. Pass-through (transparent).
2. Robbed bit signaling.
3. Alternate Message Store (AMS): A predefined (per-channel programmable) 8-bit word is inserted when the circuit is not provisioned or, in the event of a facility or equipment failure, when the circuit is provisioned.
4. DS1 level alarm code outputs (yellow alarm, AIS).

- E1 Primary Block Facilities

DACS II supports the following per channel signaling output insertion modes for E1 primary block facilities:

1. AMS: A predefined (per-channel programmable) 8-bit word is inserted when the circuit is not provisioned or, in the event of a facility or equipment failure, when the circuit is provisioned.
2. E1 primary block facility alarm code outputs [Remote Alarm Indication (RAI)].

3.10 64Kbit/s Channel Capability

The DACS II supports DS0 or 64 kb/s channel capability for the following modes:

- B8ZS provides a 64 kb/s clear data channel. If signaling is required, it can be either robbed bit or DMI-BOS.

- No Zero Code Suppression (NZCS) prevents the normal overwriting of the second least significant bit (bit 7) of an all-zero word. This requires the source of the DS0 or DS1 signal to ensure that DS1 pulse density requirements are met. This option is normally used when DACS II provides cross-connection of DS1 (24 channel) services such as digitally encoded video signals for teleconferencing. If signaling is required, it can be either robbed bit or DMI-BOS.
- Zero Byte Time Slot Interchange (ZBTSI) provides ZCS by using the ESF data link to pass address information when the ones density constraint (no more than 15 consecutive zeros) is violated.

These options are selected on a per-DS1 basis as part of the DACS II equipment provisioning commands.

3.11 Clear-DS1 Capability

The DACS II supports clear-DS1 1.544Mbit/s cross-connect and test-access capabilities. The non-channelized DS1 can be framed or unframed, selectable on a per-DS1 basis using DACS II facility provisioning commands. Performance monitoring is enabled for a framed clear DS1 signal, only limited PM is done for unframed clear DS1s.

3.12 Clear-2Mbit/s Capability

The DACS II also supports cross connection and test access of clear 2.048 Mbit/s signals. The non-channelized E1 signal can be framed or unframed, selectable on a per-facility basis. Performance monitoring is enabled for a framed clear 2.048 Mbit/s signal, only limited PM is done for unframed clear E1s.

4. DIGITAL SIGNAL PROCESSING

Each DACS II Digital Signal Processing Unit (DSPU) provides signal processing functions for a maximum of 4,096 DS0 (64 kb/s) channels. The DSPU interfaces to the ECCN and Main Controller (MC). In this configuration, specific channels that require digital signal processing are terminated by the FTU/IFTU or DS3U and then cross-connected by the ECCN to the DSPU. Conversely, the processed channels from the DSPU are sent to the ECCN for cross-connection to the appropriate outgoing facilities.

The total number of DS0 channels that can be processed on a DACS II frame depends on how many DSPUs are equipped on the frame. Each DSPU has capacity for eight duplicated (total of 16 circuit pack equipment locations) general purpose Digital Signal Processing Circuits (DSPCs). Each DSPC can process a maximum of 512 DS0 channels, resulting in 4,096 DS0 channels per DSPU.

The DSPU is partitioned into three basic functions:

- Signal processing
- Control interface
- Power.

The signal processing section has capacity to support a maximum of eight duplicated DSPCs. The control section contains two simplex (nonduplicated) circuit packs: the Central Processor Unit (CPU) and the Digital Signal Processing Interface (DSPI). The CPU pack (TM657 or TM657B) serves as the DSPU controller, and the DSPI pack supports communication between the CPU and the DSPCs. The power section consists of three power converters and a fuse board. There is a separate power converter for each duplicate group of eight DSPCs (0DSPC 1-8, and 1DSPC 1-8) and a single power converter for the CPU and DSPI.

4.1 Digital Multipoint Bridge (DMB) TM665

The Digital Multipoint Bridge (DMB) circuit pack has the capacity to process a maximum of 512 μ 255 PCM DS0 channels and is used when establishing symmetrical (voice) and multipoint (data) conferences. Level adjustment, noise guard, and return loss enhancement (Echo Suppression) digital signal processing functions are provided on a per-DS0-channel basis. Since each DMB processes a maximum of 512 channels, the DMB function is expandable in increments of 512 channels, and the maximum capacity for each DSPU is 4,096 channels.

4.1.1 Receive Level Adjust

Each channel data signal is level adjusted as specified in control memory within the range of +8.8 to -9.0 dB in 0.2 dB increments.

4.1.2 Conferencer

Conferencing is available for voice, voiceband data, and broadcast modes. Only voice mode symmetrical and multipoint data conferences are performed in the DMB. Broadcast functions are performed in the ECCN.

4.1.3 Transmit Coarse Level Adjustment

Transmit channel data received from the Conferencer is level adjusted. The level adjustment is "coarse" and is done in 6-dB increments within the range of +6 to -6 dB.

4.1.4 Transmit Fine Level Adjustment

The coarse level adjusted signal is fine level adjusted over a range of +2.8 to -3.0 dB, in 0.2-dB increments. The combination of coarse level adjustment and fine level adjustment provides a composite adjustment range of -9.0 dB to +8.8 dB in 0.2-dB increments.

4.1.5 Return Loss Magnitude Compare Function

The Return Loss Magnitude Compare function determines whether the receive side conferencer signal is of greater absolute magnitude than the transmit side. This activity is performed on a per-channel basis.

4.1.6 Return Loss and Noise Guard

The Return Loss characteristics are as follows:

- Maximum attack time (change from -18.0 to 0.0 dB) is 5.75 ms; loss is removed all at once.
- Maximum holdover time (change from 0.0 to -18.0 dB) is 69.5 ms; loss is inserted at a rate of one 6-dB step per 2-ms interval during the last 6 ms of the holdover time.
- Sensitivity is -42 dBm0. Signal levels below this threshold are ignored. Receive and transmit signal levels having a minimum difference of 1 dBm0 can be resolved.

The Noise Guard characteristics are as follows:

- Maximum attack time (change from -18.0 to 0.0 dB) is 2.75 ms; loss is removed all at once.
- Maximum holdover time (change from 0.0 to -18.0 dB) is 10.625 ms; loss is inserted at a rate of one 6-dB step per 125 microseconds during the last 375 microseconds of the holdover time.
- Sensitivity is -42 dBm0. Signal levels below this threshold are attenuated, and signal levels above this threshold are passed without attenuation.

Both the Return Loss and Noise Guard functions have flat response in the voice band for either the loss or no-loss modes. Each channel in the DMB can be provisioned with separate maximum attenuation values for the Noise Guard and Return Loss functions. A value of zero specified for Noise Guard or Return Loss will disable that function for the respective channel.

4.1.7 DMB Configurations

The DMB configurations and capabilities are summarized in Table B.

Table B — DACS II Digital Multipoint Bridge Capacity

NUMBER OF DMBs EQUIPPED	DS0 CHANNEL CAPACITY	MAX. NUMBER OF 3-LEG CONFERENCES
1	512	170
2	1,024	340
3	1,536	510
4	2,048	680
5	2,560	850
6	3,072	1,020
7	3,584	1,190
8	4,096	1,360

4.2 E1 C-Bit Processor (TM747)

The C-Bit Processor (CPR) TM747 can concurrently monitor state changes and source repetitive data sequences in the "C" signaling bits of all channels in up to 128 E1 primary circuits. Monitoring and sourcing of C-Bits are provisioned on a per-channel basis. With monitoring enabled on a channel, C-Bit state changes are reported to the administrative links; when monitoring is disabled, state changes for the channel are not reported. With sourcing enabled on a channel, C-Bit output data is generated by the

CPR (according to a provisioned data sequence). When sourcing is disabled on a channel, C-Bit data may be cross-connected through the DACS II.

4.2.1 Monitoring

Reports are generated for monitored channels whose C-bits transition to Idle (all zeros), C-Bit Pattern (framed bit sequence), or Network Alarm (error) states. A C-Bit pattern sequence is a repetitive 14-bit data sequence with an alternating, logic "1" and "0", 15th framing bit. Separate Network Alarm timers, with a common timeout threshold, are maintained for each monitored channel. When a channel has been in an errored state for longer than the timeout threshold, a Network Alarm is reported for that channel. Errored state is defined as a channel whose E1 primary is correctly receiving a multiframe alignment signal, has monitoring enabled, and has either of the following conditions in its C-Bit:

- Neither Idle nor Framed Pattern states, or
- Both Idle and Framed Pattern states.

The Network Alarm threshold can be provisioned on a CPR basis to one of the following ranges shown in Table C:

Table C — DACS II CPR Network Alarm Ranges

OPTION	MINIMUM	MAXIMUM
1	600 ms	750 ms
2	1.5 sec	1.65 sec
3	2.4 sec	2.55 sec
4	4.65 sec	4.8 sec

The CPR stops monitoring C-Bits on channels in any E1 primary that has lost multiframe signaling alignment and resumes again after multiframe alignment has been reestablished. Multiframe alignment detection and loss algorithms comply with CCITT Recommendation G.732, 1988.

4.2.2 Sourcing

The CPR can generate any repetitive 14-bit data sequence, with 15th framing bit (alternating logic "0" and "1"), for up to 30 channels in each of up to 128 E1 primaries. The 14-bit data sequence can be provisioned independently for each channel.

4.2.3 C-Bit Processing Capacity

CPRs must be equipped as duplex pairs, with each pair processing up to 128 E1 primaries and up to 30 channels per primary. Table D shows how C-Bit processing capacity can be increased by equipping additional CPR pairs.

Table D — DACS II C-Bit Processing Capacity

NUMBER OF DUPLEX CPR PAIRS	MAX. NO. OF E1 PRIMARIES WITH C-BIT PROCESSING*	MAX. NO. OF CHANNELS WITH C-BIT PROCESSING*
1	128	3,840
2	256	7,680
3	384	11,520
4	512	15,360
5	640	19,200
6	768	23,040
7	896	26,880
8	1024	30,720

* Processing includes monitoring and/or sourcing C-Bits.

4.3 Subrate Multiplexer Circuit Pack (TM739)

The SRM circuit pack provides standard digital data subrate multiplexing of 2.4, 4.8, and 9.6 kb/s DS0A formatted signals and dataport error correction. It also provides three types of subrate multiplexers for DS0B channels which serve five, ten, or twenty subrate channels. Each SRM has the capacity to process a maximum of 512 DS0A or DS0B channels. Various rate multiplexers can be supported simultaneously within an SRM. Five-channel multiplexers use six timeslots (one DS0B and five DS0A); 10-channel multiplexers use eleven timeslots (one DS0B and ten DS0A), and 20-channel multiplexers use twenty-one timeslots (one DS0B and twenty DS0A).

Any subrate channel interfacing the SRM pack can have dataport subrate error correction performed on it as an independent function or in combination with multiplexer processing. Similarly, 56 kb/s DS0A channels can interface the pack and have parity channel error correction performed as an independent function. This function can also be performed on the DS0B channel associated with any multiplexer.

4.4 Multipoint Junction Unit Circuit Pack (TM740)

The MJU circuit pack provides standard digital data multipoint bridging of subrate and 56 kb/s DS0A formatted signals, and dataport error correction. Each MJU pack has the capacity to support a maximum of 512 DS0A channels for the MJU function. Each MJU function has one control channel and four branch channels. Therefore, each MJU pack supports a maximum of 102 multipoint circuits. Multipoint circuits requiring more than four branches are formed by cascading MJU branch channels to the control channels of additional MJUs. The MJUs operate at 2.4, 4.8, 9.6, or 56 kb/s and perform the signal processing necessary for the secondary channel capability.

As with the SRM pack, channels interfacing the MJU pack can have subrate or parity channel dataport error correction performed on them as an independent function or as part of the MJU processing.

5. OFFICE ALARMS

The DACS II equipment provides relay contact closures for interfacing with the central

office alarm grid. The DACS II status panel is equipped with alarm indicators and an alarm cutoff (ACO) switch. The ACO switch is provided to silence local audible alarms. The ACO function can also be activated/deactivated from a local or remote terminal by entering the ACO command.

The classification (levels) and types of alarms are described in the sections below.

5.1 Alarm Classification

DACS II provides four classifications (levels) of alarms. These have the following general definitions:

- Minor Alarm (Deferred Maintenance Alarm; that is, DMA, in E1 application)
Any non-service-affecting failure, the failure of at least one but not all synchronization ports, or minor facility alarm
- Major Alarm (Prompt Maintenance Alarm; that is, PMA, in E1 application)
Any failure affecting five or fewer DS1/E1 Primary Block facilities, the failure of all synchronization ports, a non-service-affecting failure of duplex/protected equipment, a power failure, a Main Controller (MC) failure, or a Unit Controller (UC) failure
- Processor Major Alarm
Any Main Controller (MC) failure or MC power failure
- Critical Alarm (PMA Critical in E1 application)
Any failure affecting more than five DS1/E1 Primary Block facilities, more than five major alarms (combination of equipment and facility alarms) in facility terminating NPCs, failures on both sides of the cross-connect network, or failures of both service and protection entities.

In addition, DACS II provides the Maintenance Information (MI) for the E1 application. The MI is a condition resulting when only informational messages need to be sent over the DACS II administrative links and DACS II alarms are not indicated.

5.2 Alarm Types

DACS II provides contact closures for the following:

- Local Visual alarms: critical, major, processor major, and minor
- Local Audible alarms: critical, major, and minor
- Remote Alarms: critical, major, processor major, and minor.

The remote frame identification code (remote ID) is activated when any remote alarm is invoked. A "remote only" alarm mode can be set by software commands and results in the generation of only remote alarms (local visual and audible alarms are suppressed) until the "remote only" mode is released by entry of another software command.

5.2.1 Alarm Interface Parameters

All central office alarm relay contact closures are rated as follows:

- Maximum instantaneous and steady state current: 1.0 ampere
- Maximum voltage: 60 V
- Maximum volt-ampere rating: 25 VA
- Transient noise suppression devices (diodes, networks, or other devices) must be used to protect terminations from inductive load transients.

A remote reset capability for DACS II is provided with the following relay contact closure ratings:

- Maximum current: 0.5 ampere
- Maximum voltage: 100 V.

For CEF/SBF/non-CEF DACS II frames, all alarm and remote reset connections should be twisted pair wire wrapped to the DACS II miscellaneous terminal strip. DACS II ECEF/ESBF frames use a connectorized twisted pair for the remote reset leads, and two 15-pin connectors for local and remote alarms.

6. FACILITY ALARMS AND PERFORMANCE MONITORING

DACS II collects and reports DS1, DS3 and E1 facility alarms and performance data and supports programmable thresholds. Pre-Release 6.0 DS1 PM is based on Bellcore TR-170. DS1 PM supported Release 6.0 using new circuit packs (TG191 or EMXR/EMIU) can be based on Bellcore TR-170, or Bellcore TR-820 and ANSI T1.403. Pre-Release 6.0 E1 PM is based on CCITT Recommendation G.821. Release 6.0 new circuit pack TG192 is capable of supporting existing E1 PM, or CCITT Recommendations G.821 and G.826 - Blue Book Series.

DACS II reports whenever any of these facility degradations exceeds the user programmable maintenance and service limits. It provides a 24-hour alarm summary report and autonomous daily audits.

6.1 DS1 Facility Alarms and Performance Monitoring

6.1.1 DS1 Facility Alarms

DACS II continuously monitors both DS1 facilities directly terminated and embedded in DS3s, and detects and reports the occurrence and retirement of Carrier Group Alarms (CGAs). The CGA is the combination of a Carrier Failure Alarm (CFA) plus suitable Trunk Conditioning (TC).

- Red CGA Alarm

The RED CGA alarm indicates that DACS II cannot frame on the DS1 signal coming from the facility. A RED CGA may supersede either an Alarm Indication Signal (AIS) or a YELLOW CGA. The occurrence of a RED CGA inhibits further processing of all other performance parameters (that is, BER, Errored Seconds, SLIPS, etc.). When the RED CGA condition clears, the BER algorithms are reset and the performance monitoring is resumed. A RED CGA is also known as a Loss of Frame (LOS) in newer DS1 PM standards.

- Yellow CGA Alarm

The YELLOW CGA alarm indicates that the far end facility cannot frame on the DS1 signal transmitted by DACS II. For DS1 facilities with the D4 SF mode, the yellow alarm signal is sent by forcing bit 2 to zero in all channels over the digital line. For DS1 facilities with the ESF mode, the yellow alarm signal is sent in the 4 kb/s data channel. For DS1 facilities with the T1DM mode, the yellow alarm signal is sent in the bit 6 position of the 24th timeslot. A YELLOW CGA may supersede an existing RED CGA, but it does not inhibit further alarm or performance monitoring processing.

- Alarm Indication Signal (AIS) CGA Alarm

The AIS is a signal associated with a maintenance alarm detected on a failed span that is transmitted in the direction of the failure. It indicates to entities downstream that a service failure has been identified. The occurrence of an AIS CGA inhibits further processing of all other performance parameters. An AIS CGA may supersede a YELLOW CGA. Once the AIS CGA condition clears, the BER algorithms are reset and the performance monitoring is resumed.

- Loss of Multiframe Alarm (LMA)

The LMA is valid only in DMI-BOS signaling modes and indicates that DACS II cannot frame on the word 24 multiframe pattern of the DS1 signal.

- Remote Multiframe Alarm (RMA)

The RMA is valid only in DMI-BOS signaling modes and indicates that the far end facility cannot frame on the word 24 multiframe pattern of the DS1 signal transmitted by the DACS II.

Table E summarizes the declaration, retirement, and action performed by DACS II for the DS1 facility alarms.

Table E — DACS II DS1 Carrier Group Alarms

ALARM	MODE	DETECTION		RETIREMENT	
		Algorithm	Action	Algorithm	Action
RED (voice)	D4, ESF, SLC® 96 Carrier	OOF active for 2 to 3 seconds or hit integration 5/1	Transmit YELLOW upstream and Trunk Conditioning downstream	OOF inactive for 10 to 15 seconds or hit integration 1/5	Remove YELLOW and Trunk Conditioning
RED (data)	ESF, T1DM	OOF active for 420 ms or hit integration 5/1	Same as above	OOF inactive for 84 ms	Same as above
LMA (voice)	D4 (DMI), ESF (DMI)	LMA active for 2 to 3 seconds or hit integration 5/1	Transmit RMA	LMA inactive for 10 to 15 seconds or hit integration 1/5	Remove RMA
LMA (data)	ESF (DMI)	LMA active for 420 ms or hit integration 5/1	Same as above	LMA inactive for 84 ms	Same as above
YELLOW (voice)	D4, ESF	RFA active for 420 ms or hit integration 5/1 (facility is in- frame)	Transmit Trunk Conditioning downstream	RFA inactive for 84 ms	Remove Trunk Conditioning
YELLOW (data)	ESF, T1DM	RFA active for 168 ms (facility is in-frame)	Same as above	RFA inactive for 84 ms	Same as above
RMA (voice)	D4 (DMI), ESF (DMI)	RMA active for 420 ms or hit integration 5/1 (facility is in- frame)	Transmit Trunk Conditioning downstream	RMA inactive for 84 ms	Remove Trunk Conditioning
RMA (data)	ESF (DMI)	RMA active for 168 ms (facility is in-frame)	Same as above	RMA inactive for 84 ms	Same as above
AIS (voice)	D4, ESF, SLC 96 Carrier	OOF active to declare RED and AIS active for 1 second or hit integration 6/1	Transmit YELLOW upstream and Trunk Conditioning downstream	OOF inactive and AIS inactive for 168 ms, if OOF active and AIS inactive hold AIS and restart RED algorithm	Remove YELLOW and Trunk Conditioning

Table E. Continued

ALARM	MODE	DETECTION		RETIREMENT	
		Algorithm	Action	Algorithm	Action
AIS (data)	ESF, T1DM	OOF active to declare RED and AIS active for 252 ms or hit integration 3/1	Same as above	OOF inactive and AIS inactive for 84 msec, if OOF active and AIS inactive hold AIS and restart RED algorithm	Same as above

6.1.2 Pre-Release 6.0 DS1 Facility Performance Monitoring Parameters

DACS II continuously monitors the incoming DS1 signals for framing losses, slips, and bit errors. User programmable thresholds are provided to assist the determination of whether maintenance or out-of-service limits have been exceeded for a particular DS1 facility. Minor alarms are declared at thresholds corresponding to degradations that would initiate maintenance activities. Major alarms are declared at thresholds where the service is unacceptable to customers.

The following facility performance parameters are collected by DACS II for DS1 facilities:

- Change of Frame Alignment (COFA) - indicates the DACS II DS1 signal receiver has gone out of frame and come back in frame at a different framing bit position. Major and minor threshold exceptions are declared when the respective programmable COFA thresholds are reached.
- Slips (SLIP) - indicates elastic store overflow or underflow events identifying synchronization problems between system and network timing. Major and minor threshold exceptions are declared when the respective programmable slip count thresholds are reached.
- Bit Error Rate (BER) - Indicates an error rate on the incoming DS1 signal. Major and minor threshold exceptions are declared when the respective programmable BER thresholds are reached. A bit error count is not available, but the current error rate (in the form of a factor of 10) is available. The BER algorithms use the following error conditions as input:
 1. Cyclic Redundancy Checksum Errors (CRC-6) in ESF mode
 2. Framing errors and Bipolar Violation (BPV) counts in the D4 SF mode
 3. Word 24 framing errors in the T1DM mode.
- Errored Seconds (ES) - An ES is a 1 ± 0.05 second interval during which one or more errors (or problems) are detected. A threshold exception is declared when the programmed threshold is reached. The ES is measured in the ESF mode using CRC-6 errors, and in the T1DM mode using Word 24 framing errors. The ES counts are not applicable to the D4 SF mode.

- Severely Errored Seconds (SES) - An SES is a 1 ± 0.05 second interval with a BER of 10^{-3} or worse. A threshold exception is declared when the programmable threshold is reached. The SES counts, like the ES counts, are only for the ESF and T1DM modes of operation.
- Cyclic Redundancy Checksum Errors (CRC-6) - The CRC-6 is only applicable to the ESF mode and is a 16-bit resettable error count. No user programmable alarm threshold value is supported for the CRC-6 counts.
- Bipolar Violations (BPV) - The BPV counts are only applicable to the D4 SF mode of directly terminated DS1 facilities. It is defined as one or more BPVs in 3 ms. No user programmable alarm threshold value is supported for the BPV counts.
- Framing Errors (FrEr) - The FrEr is only applicable to the T1DM mode which is a 16-bit resettable error count. No user programmable alarm threshold value is supported for the FrEr counts.
- Out of Frame (OOF) - The OOF counts are supported in all framing modes except the transparent mode; that is, no framing. It is a 16-bit resettable error count; no user programmable alarm threshold value is available for the OOF counts.

Table F lists the DACS II DS1 facility performance monitoring parameters.

Table F — DACS II DS1 Facility Performance Monitoring Parameters

Parameter	Mode	Alarming Condition	Alarm Threshold Value Range	Default Alarm Threshold Value
COFA Major	D4 SF, ESF, SLC® Carrier, T1DM	Major threshold reached	001 to 511	511
COFA Minor	D4 SF, ESF, SLC Carrier, T1DM	Minor threshold reached	001 to 255	17
SLIP Major	D4 SF, ESF, SLC Carrier, T1DM	Major threshold reached	001 to 255	255
SLIP Minor	D4 SF, ESF, SLC Carrier, T1DM	Minor threshold reached	001 to 255	4
BER Major	D4 SF, ESF, SLC Carrier, T1DM	Major threshold reached	10 ⁻³ --10 ⁻⁵ for D4 SF; 10 ⁻⁴ --10 ⁻⁶ for SLC Carrier modes; 10 ⁻³ --10 ⁻⁶ for ESF, T1DM modes	10 ⁻³ for D4 SF, ESF and T1DM modes; 10 ⁻⁴ for SLC Carrier modes
BER Minor	D4 SF, ESF, SLC Carrier, T1DM	Minor threshold reached	10 ⁻⁴ --10 ⁻⁶ for D4 SF, SLC Carrier modes; 10 ⁻⁴ --10 ⁻⁷ for ESF, T1DM modes	10 ⁻⁶ for D4 SF, SLC Carrier modes; 10 ⁻⁷ for ESF, T1DM modes
ES	ESF, T1DM	Threshold reached	00001 to 65535	864
SES	ESF, T1DM	Threshold reached	001 to 255	255
CRC-6	ESF	N/A	N/A	N/A
BPV	D4 SF	N/A	N/A	N/A
FrEr	T1DM	N/A	N/A	N/A
OOF	D4 SF, ESF, SLC Carrier, T1DM	N/A	N/A	N/A

6.1.3 ANSI/Bellcore-Compliant DS1 Performance Monitoring

DACS II Release 6.0 new circuit packs can be provisioned to support the above DS1 PM, or to support line and path PM parameters according to Bellcore TR-820 and ANSI T1.403.

A DS1 line is defined by the network endpoints at which the DS1 line coding (AMI, B8ZS) is generated and terminated. A DACS II line termination function exists at each direct DS1 interface in an FTU/IFTU. A DS1 path is defined by the network endpoints at which the DS1 frame structure (D4, ESF, T1DM) is generated and terminated. A DS1 path may traverse multiple DS1 lines. A DACS II path termination function exists at each DS1 interface that is not configured as a Clear-DS1 cross-connection in an FTU/IFTU or a DS3U.

The following *line* performance parameters have been defined by Bellcore for DS1 PM:

1. Line Coding Violations (CV) - This parameter is a count of CVs based on the DS1 line format. For AMI line coding, this is a count of bipolar violations (BPV). For B8ZS line coding, it is a count of BPVs that are not part of the zero substitution pattern. For B8ZS-coded lines, unexpected bit sequences such as 8 or more consecutive zeros are also a BPV. DACS II must monitor and accumulate the count of line CVs without converting it into a BER estimate for reporting purposes.
2. Line Errored Seconds (ES) - This parameter is a count of seconds during which at least one line CV has occurred.
3. Line Severely Errored Seconds (SES) - This parameter is a count of seconds during which at least 1544 line CVs have occurred. The number is based on CCITT guidelines and corresponds to approximately a $10e-3$ BER.

Before defining the DS1 path performance parameters, it is necessary to discuss a new path impairment event, the Severely Errored Framing (SEF) event, which has been defined by Bellcore and the ANSI T1M1 committee. It is used in the definition of various DS1 path performance parameters.

For DS1s, an SEF event is the occurrence of 2 or more framing bit errors within a 3-ms period, where contiguous 3-ms periods are examined. This definition applies to both D4 and ESF framing modes. However, in order to provide compatibility with older DS1 equipment, Bellcore allows the occurrence of an OOF or a COFA event to be substituted for an SEF event. In these cases, the existing m or more out of n consecutive framing bit errors criteria is used.

The following *path* performance parameters have been defined by ANSI for ESF DS1 PM:

1. Path Coding Violations (CV) - For ESF framing, this is a count of detected CRC-6 CVs. For D4 framing, since there is no embedded CRC mechanism, this is a count of detected framing bit errors. DACS II must monitor and accumulate the count of path CVs without converting it into a BER estimate for reporting purposes.
2. Path Errored Seconds (ES) - This parameter is a count of seconds during which at least one of the following has occurred: a path CV, a controlled slip, or an SEF event. Note that for D4 framing, this definition condenses into a second

- containing one or more framing bit errors or a controlled slip.
3. Path Severely Errored Seconds (SES) - For ESF framing, this parameter is a count of seconds during which at least one of the following has occurred: 320 or more CRC-6 CVs or an SEF event. For D4 framing, this parameter is a count of seconds during which the following has occurred: 8 or more framing bit errors or an SEF event.
 4. Path Severely Errored Framing Seconds (SEFS) - This parameter is a count of seconds during which at least one SEF event has occurred.
 5. Path Controlled Slip Seconds (CSSP) - This parameter is a count of seconds during which a controlled slip has occurred.
 6. Path Unavailable Seconds (UASP) - This parameter is a count of seconds from the *onset* of the condition that causes an Unavailable Signal Status to be declared to the *onset* of the condition that causes it to be cleared. Only UASP is collected during a failure.

The following *line* PM parameters are collected by DACS II Release 6.0: Far-end ES, near-end CV, ES and SES.

The following *path* PM parameters are collected by DACS II Release 6.0 for both far-end and near-end: CV, ES, SES, SEFS, CSSP and UASP.

The following register intervals are kept for each PM parameter: current 15-minute interval, previous 15-minute interval, current day, previous day, 95 additional recent 15-minute intervals, and 6 additional recent days. The register size for 15-minute CV counts is 2,097,151 (21-bit), and for daily CV counts is 134,217,727 (27-bit). The maximum register size for 15-minute intervals is 900 (seconds/15 minutes), and for daily intervals is 86400 (seconds/day).

The default threshold values for all PM parameters are shown Table G.

Table G — Line and Path Parameter Default Threshold Values

Performance Parameter	Number/Day	Number/15 Minutes
Line CVs (BPVs)*	133,400	13,340
Path CVs (CRCs)*	132,960	13,296
Path CVs (FEs in D4)*	691	72
CSSP	4	1
SEFS	17	2
Line/Path ES	648	65
Line/Path SES	100	10
UASP	10	10

* These default threshold values correspond to an approximate BER of 10e-5 for 15-minute registers and 10e-6 for daily registers using a uniform distribution model.

6.1.4 Alarms and Performance Monitoring for SLC® 96 Carrier Facility

The DACS II SLC 96 Carrier interface feature, not applicable to DS1 facilities embedded in the DS3, supports two types of alarm information which can either be received from or sent to a SLC 96 Carrier Remote Terminal (RT) or equivalent terminals:

- Data link alarm information

The data link alarm information is supported by both the Mode I and Mode III interfaces, and it contains four kinds of alarm messages:

1. Major Alarm (MJ) message - indicates the existence of a major alarm condition defined as the loss of transmission or service to customers on one or more DS1 facilities. An MJ condition detected at DACS II is reported as a RED CGA. An MJ message along with a shelf alarm message (defined below) received from the RT is reported as a YELLOW CGA by DACS II. Note that an MJ message without being accompanied by a shelf alarm message is not a facility alarm.
2. Minor Alarm (MN) message - indicates the existence of a minor alarm condition, defined as a system state caused by a non-service-affecting fault.
3. Shelf Alarm message - indicates the DS1 that loses its operational integrity, such as framing error, loss of signal, or excessive BPVs. The receipt of a shelf alarm message is not reported as a facility alarm; however, two performance parameters, Shelf Alarm Near End (SANE) and Shelf Alarm Far End (SAFE), are kept by DACS II for each SLC 96 Carrier facility as health indicators. The SANE counter is incremented by one each time DACS II sends a shelf alarm message for the DS1 facility; the SAFE counter is incremented by one each time a shelf alarm message for the facility is received. The threshold range is 00001 to 65535 with the value 00000 as the default for both parameters. When the threshold is exceeded, an information report is generated.
4. Power/Miscellaneous (PWR/MISC) alarm message - indicates that a power failure or a prearranged alarm condition (flood alarm, fire alarm, or noxious gas alarm) exists at the RT location. The PWR/MISC alarm is not a facility alarm and, when received from the RT, will cause DACS II to raise either a major or a minor alarm (user programmable).

- Yellow alarm signal

The yellow alarm signal is only used by the SLC 96 Carrier Mode III system. When DACS II detects the signal, it will declare a YELLOW CGA alarm.

6.1.5 Alarms and Performance Monitoring for SLC Series 5 Carrier System Facility

DACS II SLC Series 5 Carrier System Feature Package C (FPC) interface feature, not applicable to DS1 facilities embedded in the DS3, supports three types of alarm information which can either be received from or sent to an FPC RT:

- Data link alarm information

The SLC Series 5 Carrier System FPC data link alarm information contains five kinds of alarm messages:

1. Major alarm message - same as the SLC 96 Carrier interface.
 2. Minor alarm message - same as the SLC 96 Carrier interface.
 3. Shelf alarm message - same as the SLC 96 Carrier interface, except that no shelf alarm parameters are monitored.
 4. Power minor alarm message - indicates loss of AC power or rectifier failure at the RT (not a facility alarm).
 5. Miscellaneous alarm - indicates that a prearranged alarm condition has occurred at the RT (not a facility alarm).
- Alarm Indication Signal (AIS)
Same as the AIS CGA defined in Section 6.1.1.
 - Yellow alarm signal
Same as the ESF mode YELLOW CGA defined in Section 6.1.1.

6.1.6 Alarms and Performance Monitoring for Clear DS1 Facility

A Clear DS1 facility is a DS1 signal provisioned with no framing format. DACS II Release 6.0 supports unframed and framed Clear DS1s, the latter is achieved by using an off-line framer which allows for DS1 PM.

Only the RED CGA facility alarm is available for the unframed Clear-DS1 facilities. The RED CGA is declared when the Loss of Signal (LOS) (for directly terminated DS1) or Loss of Receive Clock (LRLC) (for embedded DS1) is detected. When a RED CGA is declared for a Clear DS1 facility, the AIS is transmitted downstream.

Although Bellcore does not require path PM for Clear-DS1 signals, DACS II Release 6.0 provides both line and path PM for framed Clear DS1s, as defined for ANSI/Bellcore-Compliant DS1 PM.

For Unframed Clear DS1s in DACS II, only line PM is done. DACS II monitors the SLIP, BER, and BPV parameters for directly terminated unframed Clear DS1 facilities, and it only monitors the SLIP parameter for embedded DS1 facilities.

6.2 DS3 Facility Alarms and Performance Monitoring

For both the M13 and C-bit Parity DS3 framing formats, DACS II detects and retires the following DS3 facility alarms and status conditions:

- Loss of Signal (LOS)
An LOS alarm is declared when ten consecutive 1-second intervals contain an LOS event. An LOS event occurs when 175 ± 75 successive zeros are encountered on the DS3 line. An LOS alarm is retired when ten consecutive one second intervals contain no LOS events.
- High Bit Error Rate (HBER)
An HBER alarm is declared when ten consecutive 1-second intervals contain an HBER event. An HBER event is declared when the number of bit errors that occur in a one second interval reaches or exceeds a programmable threshold (10^{-3} or 10^{-6}). Either bipolar violations or parity errors can be selected for the bit error rate calculation.

An HBER alarm is retired when ten consecutive 1-second intervals contain no HBER events measured at a threshold by a factor of 10 below the programmed threshold.

- Out-of-Frame (OOF)

An OOF alarm is declared when ten consecutive 1-second intervals contain an OOF event. The OOF alarm is retired when ten consecutive 1-second intervals do not contain an OOF event.

- Alarm Indication Signal (AIS)

A DS3-AIS condition is declared when an AIS signal is detected for ten consecutive 1-second intervals. An AIS condition is retired when an AIS event is absent for ten consecutive 1-second intervals. Note that the DS3-AIS indication is reported as information rather than an alarm.

DACS II also accumulates and provides the following Near-End and Far-End path performance monitoring parameters, via a TABS link, for DS3 facilities using the C-bit Parity framing format:

- Data Missing Indicator
- Number of Detected Errors
- Out-of-Frame Seconds
- Type A Errored Seconds
- Type B Errored Seconds
- Type C Errored Seconds.

6.3 E1 Primary Block Facility Alarms and Performance Monitoring

DACS II continuously monitors the E1 primary block facilities for both Primary Block Alarms (PBAs) and facility performance parameters. Prior to Release 6.0 DACS II provides E1 alarm and PM for PB/BC primary type according to CCITT Rec. G.821. In Release 6.0 DACS II also provides new E1 PA type facility PM according to the following CCITT recommendations:

1. CCITT Recommendation, "Frame alignment and Cyclic Redundancy Check (CRC) procedures relating to basic frame structures defined in Recommendation G.704," Rec. G.706, April 1991.
2. CCITT Recommendation, "Characteristics of primary PCM multiplex equipment operating at 2048 kbit/s," Blue Book Vol. III, Fascicle III.4, Rec. G.732, November 1988.
3. CCITT Recommendation, "Error performance of an international digital connection forming part of an integrated service digital network," Blue Book Vol. III, Fascicle III.5, Rec. G.821, November 1988.
4. Draft CCITT Recommendation, "Error performance parameters and objectives for international constant bit rate digital paths at or above the primary rate," Draft Rec. G.826, June 10, 1992.
5. CCITT Recommendation, "Synchronous Digital Hierarchy (SDH) management," Rec. G.784, December 1990.

6. CCITT Recommendation, "Maintenance philosophy for telecommunications network," Blue Book Vol. IV, Fascicle IV.1, Rec. M.20, November 1988.
7. CCITT Recommendation, "Performance limits for bring into service and maintenance of digital paths, sections, and line sections," Blue Book Vol. IV, Fascicle IV.1, Rec. M.550, November 1988.
8. CCITT Recommendation, "Equipment to perform in-service monitoring on 2048 kbit/s signals," Blue Book Vol. IV, Fascicle IV.1, Rec. O.162, November 1988.

The facility monitoring is a continuous process that allows DACS II to

- detect errors or failures,
- identify the failed direction and/or location (facility or equipment), and
- accumulate and calculate performance parameters.

In this section the pre-Release 6.0 E1 PM will be referred to as "PB/PC-type E1 PM", and the Release 6.0 enhanced E1 PM will be referred to as "PA-type E1 PM".

6.3.1 Pre-Release 6.0 E1 Primary Block Alarms and Performance Monitoring

6.3.1.1 PB/PC-Type E1 Primary Block Alarms

PB/PC type E1 primary block facilities terminating on DACS II are monitored for two types of Primary Block Alarms (PBAs): the 2.048 Mb/s alarms and the Time Slot 16 (TS16) alarms.

• 2.048 Mb/s alarms:

1. AIS - The AIS alarm is declared when the Alarm Indication Signal is received in all 32 time slots.
2. Primary Block Failure (PBF) - The PBF alarm is declared when the Loss of Frame Alignment (LOFA) or the Loss of Signal (LOS) condition is detected. The LOFA is defined in Section 6.3.2, and the LOS is defined as the receipt of 11 to 50 consecutive zeros.
3. Excessive Error Rate (EER) - The EER alarm is declared when four consecutive 1-second intervals each have 19 or more FAS⁺¹ errors.
4. Bit Error Rate (BER) - The BER alarm is declared when three consecutive 2-second intervals are "flagged". A 2-second interval is flagged if two or more CRC errors are detected within that interval.
5. Remote AIS (RAIS) - The RAIS alarm is declared when the RAIS indication is detected in TS0 Bit 4 of the NFW.
6. Remote Alarm Indication (RAI) - The RAI alarm is declared when the remote alarm indication is received in TS0 Bit 3 of the NFW.

1. FAS+ is defined as the 8-bit total consisting of the Frame Alignment Signal (FAS) (0011011 pattern in the even frame of Time Slot 0) and bit 2 contained in the odd framing word of TS0.

7. Remote Bit Error Rate (RBER) - The RBER alarm is declared when the RBER indication is detected in Time Slot 0 (TS0) Bit 4 of the Not Frame Word (NFW).

• TS16 alarms:

1. A16 - The A16 alarm is declared when AIS is received in TS16 of a facility using CAS.
2. Loss of Multiframe Alignment (LMA) - The LMA alarm is declared when LMA or loss of incoming signal is detected on TS16 of a facility using CAS.
3. R16 - The R16 alarm is declared when the remote alarm indication is received in bit 6 of frame 0 of TS16.

Table H summarizes the PBA report priority, coexistence, and consequent action.

Table H — PB/PC-Type Primary Block Alarm Types

Alarm Type	Priority	Coexistence	Consequent Action				
			Maintenance Classification	Remote Alarm Indication Transmitted in TS0 Bits	Remote Alarm Indication Transmitted in TS16, Bit 6 Frame 0	AIS Applied to All Received Timeslots	AIS Applied to Received Signaling Channels in TS16
AIS	(Highest Level)	None	MI	Y(RAI,RAIS)		Y	Y
PBF		None	PMA	Y(RAI)		Y	Y
EER		None	PMA	Y(RAI)		Y	Y
BER		A16, LMA, RAIS, RAI, RBER	DMA	Y(RBER)			
RAIS		BER, RAI, A16, LMA	MI				Y*
RAI		BER, RAIS, RBER, A16, LMA	MI				Y*
RBER		BER, RAI, A16, LMA, R16	MI**				
A16		BER, RAIS, RAI, RBER	MI		Y(R16)		Y
LMA		BER, RAIS, RAI, RBER	PMA		Y(R16)		Y
R16	(Lowest Level)	BER, RBER	MI				Y*

* Dependent on the E1 NPC type provisioned
 ** Can be disabled

6.3.1.2 PB/PC-Type E1 Performance Monitoring

DACS II supports the following performance monitoring parameters for PB/PC type E1 primary blocks provisioned with the CRC-4 error detection:

- CRC check block errors (CRC)

A CRC occurs when computed CRC-4 bits do not equal received CRC-4 bits. The CRC is not counted during AIS, LOFA, or LOS.

- Degraded Minutes (DM) - DM is a minute with BER worse than 1×10^{-6} and is calculated on an hourly basis.
- Severely Errored Seconds (SERS) - SERS is an available second with one or more Loss of Frame Alignments (LOFA), LOS, or one or more SLIPs, or more than 805 CRC errors.
- Errored Seconds (ERS) - ERS is an available second with one or more LOFA, LOS, or one or more SLIPs, or one or more CRC errors.
- Unavailable Seconds (US) - If SERS appear for more than 10 consecutive seconds, these 10 seconds are USs. Each additional second will also be counted as US. If the BER is less than 1×10^{-3} for 10 consecutive seconds, these 10 seconds are not USs.
- Slip event (SLIP) - The occurrence of one or more underflows or overflows of the slip buffer in a 1-second period when no loss of frame alignments occurred.
- Loss of frame alignment (LOFA) - LOFA is declared when one or more of the following conditions occur:
 1. Three consecutive Frame Alignment Signals (FASs) have been received with an error.
 2. TS0 Bit 2 of the NFW has been received with an error on three consecutive occasions.
 3. Nine hundred and fifteen or more CRC errors have been found in a 1-second interval.

A continuous LOFA is counted as one LOFA and the LOFA counter is updated once a second. LOFAs are not counted during AIS or LOS.

- Framing error (FRER) - An FRER is one or more errors in four consecutive FAS or NFW bit 2 signals; that is, in four consecutive FAS+. FRERs are not counted during AIS, PBF, or EER.
- Multiframe alignment error (MER) - MER is the occurrence of one or more errors in the 0000 signaling multiframe alignment signal of TS16. MER is monitored only when the facility is provisioned with CAS. MERs are not counted during AIS, PBF, A16, or LMA.

If a 2048 kb/s digital line is not provisioned with CRC-4 capability, Framing Errors are used to derive performance information. All of the parameters are defined as in the "provisioned with CRC" case, except for the following:

- DM - The DM is the same as the definition in "provisioned with CRC", except that DMs are those with one or more errors in the FAS.
- SERS - The SERS is an available second with one or more LOFA, LOS or SLIPs, or 19 errors in FAS+.
- ERS - The ERS is an available second with one or more LOFA, LOS or SLIPs, or an error in the FAS+.

Table I displays the performance monitoring parameters for E1 primary block facilities. For those

parameters with user programmable thresholds. DACS II also provides user programmable alarm levels.

Table I — DACS II PB/PC-Type E1 Facility Performance Monitoring Parameters

Parameter	Threshold Range	Default Value	Alarm
DM, 1 hour	1-60	60	MI, DMA or PMA
DM, 24 hours	1-1440	1440	MI, DMA or PMA
SERS, 15 mins	1-900	900	MI, DMA or PMA
SERS, 24 hours	1-65535	65535	MI, DMA or PMA
ERS, 15 mins	1-900	900	MI, DMA or PMA
ERS, 24 hours	1-65535	65535	MI, DMA or PMA
US, 15 mins	1-900	900	MI, DMA or PMA
US, 24 hours	1-65535	65535	MI, DMA or PMA
SLIP, 15 mins	1-900	900	MI, DMA or PMA
SLIP, 24 hours	1-65535	65535	MI, DMA or PMA
CRC	N/A	N/A	NONE
FRER	N/A	N/A	NONE
LOFA	N/A	N/A	NONE
MER	N/A	N/A	NONE

6.3.2 Enhanced E1 Alarms and Performance Monitoring

6.3.2.1 PA-Type E1 Primary Block Alarms

DACS II Release 6.0 declares alarms for the following types of failures in PA-type primaries:

- Loss of Signal (LOS)
- Loss of Frame Alignment (LOF)
- Excessive Error Rate (EER)
- AIS
- Synchronization Failure Indication (SFI)
- Bit Error Rate (BER)
- Loss of CRC-4 Multiframe Alignment (LCMA)
- Remote Alarm Indication (RAI)
- Remote AIS (RAIS)
- Remote BER (RBER)
- Pseudo Frame Word Out-Of-Frame (PFWOOF)
- Far-end Loss of CRC-4 Multiframe Alignment (FLCMA)
- Loss of Multiframe Alignment (LMA) - for TS16 of CAS primaries

Table J specifies the alarm types and levels to be declared for each detected 2 Mbit/s failures or TS0 failure indications. The "k" column represents the alarm type keyword to be output in the DACS II alarm message.

Table J — 2 Mbit/s Alarm Types and Levels

Failure	Alarm Type (k)	Alarm Level
LOS	R	PMA
LOF	F	PMA
EER	X	PMA
AIS	A	PMA or DMA or MI or Disabled (Default PMA)
SFI	S	MI
BER	B	DMA
LCMA	C	MI
RAI	Y	MI
RAIS	I	MI
RBER	E	MI
PFWOOF	P	MI
FLCMA	G	MI

Table K specifies the alarm types and alarm levels for each detected TS16 failures or failure indications.

Table K — TS16 Alarm Types and Levels

Failure	Alarm Type (k)	Alarm Levels
LMA	L	PMA
RMA	M	MI
A16	V	MI

6.3.2.2 PA-Type E1 Performance Monitoring

DACS II Release 6.0 collects the following PM parameters for the 2Mbit/s signals supported by the new PA-type primaries, framed (channelized and clear) E1 and unframed clear E1:

- Code Violation (CV) - The CV count is incremented every time a CV is detected.
- Controlled Slip Seconds (CSS) - The CSS count is incremented for every 1-second interval with one or more controlled slip(s).
- Framing Error (FRER) - The FRER count is incremented every time a framing error is detected.
- CRC - The CRC count is incremented every time a CRC block error is detected. For NPCs with automatic CRC-4 mode, the CRC count shall not be accumulated when an LCMA is declared.
- Out of Frame Seconds (OFS) - The OFS count is incremented for every 1-second interval with one or more LOS defect.

- Errored Seconds (ES) - The ES count is incremented for every 1-second interval with one or more of these conditions: CV, slip, LOS, LOF, framing error, CRC-4 block error, or AIS event.
- Severely Error Seconds (SES) - The SES count is incremented for every 1-second interval with one or more of these defects: CV, slip, LOS, LOF, AIS event, distributed errored FAS+ or CRC blocks.
- Unavailable Time Count (UATC) - A period of Unavailable Time (UAT) begins when the bit error ration in each second is worse than 0.001 for a period of 10 consecutive seconds. These 10 seconds are considered to be UAT. The UATC is incremented every time an UAT period is entered.
- Unavailable Seconds (UAS) - The UAS is incremented for e every 1-second interval in an UAT period.
- Multiframe Alignment Error (MER) - The MER count is incremented when one or more error is detected in the "0000" signaling multiframe alignment signal of TS16.
- Far End Block Error (FEBE) - The FEBE count is incremented every time an E bit is received with a binary value of "0".
- Far End Errored Seconds (FES) - The FES count is incremented for every 1-second interval with one or more FEBEs.
- Far End Severely Errored Seconds (FSES) - The FSES count is incremented for every 1-second interval with 002 to 915 or more FEBEs.
- Far End Unavailable Seconds (FUAS) - The FUAS is calculated using FSES. If 10 consecutive FSESs are detected, the FE is declared Unavailable (UA), and the 10 FSESs are not counted as FSES. Instead, these 10 seconds and any additional seconds are counted as FUAS, until the Unavailable status is cleared. The UA status is cleared at the beginning of a 10-second interval in which no FSES occurs.

Table L summarizes the various parameter accumulation for the new PA-type framed/unframed E1 signal, and the older PB/PC E1 signals. All parameters are collected for 15-minute, previous 15-minute, 24-hour, and previous 24-hour intervals.

Table L — Parameter Accumulation During Failures or UAT

Termination Type	Parameters	Failures							
		LCMA	UAT	TS16	EER	LOF	AIS	LOS	FUAT
Unframed 2Mb/s	CV	NA	M	NA	M	NA	NA	I	N/A
	CSS	NA	M	NA	M	NA	NA	I	N/A
Framed 2Mb/s	CV	M	M	M	M	I	I	I	M
	FRER	M	M	M	I	I	I	I	M
	CRC	I	M	M	M	I	I	I	M
	CSS	M	M	M	M	I	I	I	M
	OFS	M	M	M	M	M	I	I	M
	ES	M	I	M	M	M	M	M	M
	SES	M	I	M	M	M	M	M	M
	UAS	M	M	M	M	M	M	M	M
	MER (MERS)	M	M	I	M	I	I	I	M
	UATC	M	M	M	M	M	M	M	M
	FEBE	I	M	M	M	I	I	I	M
	FES	I	M	M	M	I	I	I	I
	FSES	I	M	M	M	I	I	I	I
	FUAS	I	M	M	M	I	I	I	M
TS0M	M	I	M	I	I	I	I	M	
PB/PC 2 Mb/s	DM	NA	I	M	M	I	I	I	N/A
	SERS	NA	I	M	M	M	M	M	N/A
	ERS	NA	I	M	M	M	M	M	N/A
	US	NA	M	M	M	M	M	M	N/A
	Slips (CSS)	NA	M	M	M	I	I	I	N/A
	LOFA (OFS)	NA	M	M	M	M	I	I	N/A
	CRC	NA	M	M	M	I	I	I	N/A
	FRER	NA	M	M	I	I	I	I	N/A
MER (MERS)	NA	M	I	M	I	I	I	N/A	

I - Inhibited M - Monitored NA - Not Applicable

TS16 is defined as A16 or LMA.

UAT is Unavailable Time (defined as the time when the Primary is unavailable).

FUAT is Far-End Unavailable Time.

Table M specifies the minimum register sizes, threshold ranges and default values.

Table M — Parameter Register Threshold Range and Default Values

Interval	Parameter	Min. Size/Threshold Range	Default
15-Minute	CV	0 - 1843200	18432
	FRER	0 - 3600000	18432
	CRC	0 - 823500	18432
	UATC	0 - 45	3
	CSS	0 - 900	1
	OFS	0 - 900	4
	ES	0 - 900	300
	SES	0 - 900	30
	UAS	0 - 900	30
	MER	0 - 900	255
	FEBE	0 - 823500	18432
	FES	0 - 900	300
	FSES	0 - 900	30
	FUAS	0 - 900	30
24-hour	CV	0 - 176947200	176947
	FRER	0 - 345600000	176947
	CRC	0 - 79056000	176947
	UATC	0 - 4320	9
	CSS	0 - 86400	4
	OFS	0 - 86400	4
	ES	0 - 86400	4320
	SES	0 - 86400	90
	UAS	0 - 86400	90
	MER	0 - 86400	4095
	FEBE	0 - 79056000	176947
	FES	0 - 86400	4320
	FSES	0 - 86400	90
	FUAS	0 - 86400	90

7. EQUIPMENT AND FACILITY PROTECTION

7.1 Hardware Protection

The DACS II architecture provides complete redundancy to equipment which carries or affects service for more than two DS1/E1 Primary Block facilities. This redundancy results in different types of equipment protection.

7.1.1 Duplicated Equipment and Protection Switching Performance

The duplicated equipment redundancy consists of two independent but fully duplicated sides (Side 0 and Side 1) for signal and clock distribution paths. This duplicated, redundant architecture provides protection for Format Converters (in FTU/IFTU), a Formatter (in DS3U), Digital Signal Processing Circuits (DSPCs), and the ECCN.

The protection switching of duplicated equipment; that is, side switching, can be initiated autonomously or manually. The autonomous side switching is performed when an entity on the active side fails, provided that the inactive side is in service. The

manually initiated side switching is performed when a valid side switching command is entered while the inactive side is in service.

Table N specifies DACS II Release 6.0 autonomous side switching performance data including the failure detection time. The manually initiated side switching is hitless.

Table N — DACS II Release 6.0 Circuit Pack Switching Performance

Circuit Pack Failed	Nominal Switching Time (in ms)
CCNI	0.0
CCI	0.0
BT	0.0
CCB	4.2
TSI	7.9
ETSI	3.7
Sync TB	0.7
Sync DPLL	54.3
FC	50.8
FMT	15.3
DMB	40.0
SRM	40.0
MJU	40.0

7.1.2 DS3 Unit Equipment Protection and Switching Performance

DACS II provides a 1:1 protection for the Facility Line Interface (FLI) circuit packs. DACS II also provides a 6:1 protection for the Multiplexer (MXR), Enhanced MXR (EMXR) and Enhanced Multiple Interface Unit (EMIU) circuit packs in the DS3U. These two protections operate independently from sides 0 and 1. The EMXR and EMIU are new circuit packs in Release 6.0. The EMXR is a superset of the MXR, and is used with the EMIU to provide enhanced DS1 performance monitoring in compliance with ANSI T1.403 standards for the DS1s embedded in a DS3. The MXR/EMIU pairing is not allowed.

The MXR/EMXR/EMIU protection switching is performed when a service MXR/EMXR/EMIU fails or a valid manual switching command is entered, provided that the protection MXR/EMXR/EMIU is in service and is not protecting another MXR/EMXR/EMIU. A MXR cannot be used to protect a EMXR.

The FLI protection switching can be initiated by a service FLI failure or a valid switching command, provided that the protection FLI is in service.

Table O specifies DACS II DS3U MXR/EMXR/EMIU and FLI protection switching performance data. The time specified for the autonomous protection includes the failure detection time.

Table O — DACS II Release 6.0 DS3U Entity Protection Switching Performance

Circuit Pack	Switching Method	Nominal Switching Time (in ms)
EMXR/EMIU	Autonomous	45.35
	Manual Command	5.65
FLI	Autonomous	14.15
	Manual Command	7.60

7.2 SLC® Carrier Interface Protection and Switching Performance

DACS II Release 6.0 supports two types of SLC Carrier DS1 interfaces:

- Bellcore TR-TSY-000008 compatible SLC Carrier Interface
- SLC Series 5 Carrier System Feature Package C (FPC) Interface

For both interfaces, an optional DS1 protection switching feature is provided between DACS II and the SLC Carrier RT. The protection switching can be activated autonomously in response to a facility or equipment failure detected on either end (that is, at the DACS II or RT end). It can also be activated by manual request (craft) initiated from either end. The protection switching activity is controlled by the software and requires data link message exchanges on one of the DS1s between DACS II and the RT.

Dependent on the data link used by the SLC Carrier System, the protection switching performance is different.

7.2.1 TR08 Compatible SLC Carrier Interface

A DACS II TR08 compatible SLC Carrier RT interface consists of up to four primary digroups referred to as the A, B, C, and D digroups and provides an optional spare digroup, P, that is automatically switched to when one of the regularly used digroups fails. The TR08 SLC Carrier Mode I interface has a one-for-four protection arrangement, while the Mode III interface provides one-for-two protection (for the A and C digroups). The protection digroup is always powered up and carries a live signal that under normal operating conditions is the same as the signal on digroup A including the Fs' framing and data link bits. The protection line switch can be initiated from either the DACS II or the RT.

Table P specifies the TR08 SLC Carrier interface protection switching performance. The performance data for Digroups B, C, and D are grouped due to the fact that the same protection switching protocols and procedures are used for these digroups.

Table P — DACS II TR08 SLC® Carrier Interface Protection Switching Performance

Initiated From	Method	Type	Digroup	Nominal Switching Time (in ms)
DACS II	Manual	Switch	DGA	12.2
		Unswitch	DGA	14.0
		Switch	DGB/C/D	7.0
		Unswitch	DGB/C/D	7.2
	Failure	Switch	DGA	511.5
		Unswitch	DGA	31.5
		Switch	DGB/C/D	704
		Unswitch	DGB/C/D	707.5
RT	Manual	Switch	DGA	0.0
		Unswitch	DGA	0.0
		Switch	DGB/C/D	7.1
		Unswitch	DGB/C/D	549
	Failure	Switch	DGA	9268
		Unswitch	DGA	5581
		Switch	DGB/C/D	980
		Unswitch	DGB/C/D	1378

7.2.2 SLC Series 5 Carrier System FPC Interface

Table Q specifies the SLC Series 5 Carrier System FPC protection switching performance.

Table Q — DACS II SLC Series 5 Carrier System Interface Protection Switching Performance

Initiated From	Method	Type	Digroup	Nominal Switching Time (in ms)
DACS II	Manual	Switch	DGA	185
		Unswitch	DGA	0.0
		Switch	DGB/C/D	202
		Unswitch	DGB/C/D	0.0
	Failure	Switch	DGA	1866
		Unswitch	DGA	1
		Switch	DGB/C/D	1162
		Unswitch	DGB/C/D	2
RT	Manual	Switch	DGA	207
		Unswitch	DGA	0.0
		Switch	DGB/C/D	191
		Unswitch	DGB/C/D	3
	Failure	Switch	DGA	1750
		Unswitch	DGA	0.0
		Switch	DGB/C/D	1000
		Unswitch	DGB/C/D	0.0

7.3 Software Protection and Data Transfer Performance

DACS II Release 6.0 provides protection for the executable software code and data base by using hardware parity bits and software checksums. In addition, all data is duplicated in the system nonvolatile memory. The primary nonvolatile backup is on the system hard disk, with secondary backup on a removable tape cartridge. In the event of loss of data in the operating memories (RAM), the system is rebooted from the disk.

Table R shows DACS II Release 6.0 data transfer and system reset performance. The timing specified is for a fully provisioned and cross-connected 16-unit CEF equipped with 8 IFTUs, 4 DSPUs, and 4 DS3Us. The execution time is measured from the time the termination character is entered or the frame reset button is pushed, to the time the first character of the completion message is output.

Table R — DACS II Release 6.0 Data Transfer and System Reset Performance

Operation	Nominal Execution Time (min)
Disk to Tape data base transfer	30.55
Tape to Disk data base transfer	18.08
Restore MC (Cold Boot)	7.45
System Reset (Cold Boot)	23.29
Boot Frame (Warm Boot)	3.39

System reset, also known as cold boot, is defined as a manual reset of the DACS II, which results in all controllers being reset, downloading of the data bases and software executables from disk, and a rewrite of the hardware with the data base information. Boot frame, also known as warm boot, does not require code downloading.

8. CROSS-CONNECT CAPABILITY AND PERFORMANCE

DACS II Release 6.0 provides its cross-connect capability by employing the duplicated ECCN. A fully equipped 7-bay DACS II frame, which supports 16 units, has an ECCN with a 65,536×65,536 switch matrix. The ECCN is fully duplicated for reliability and is fully nonblocking for any equipment configuration or cross-connect type. The ECCN and the digital signal terminating and processing circuitry maintain byte integrity for all DS0 signals cross-connected. That is, each DS0 signal experiences the same number of frame delays.

8.1 Supported Cross-Connect Types

DACS II performs several types of DS0 (64 Kbit/s), N×64Kbit/s, Clear-DS1, and Clear-2Mbit/s cross-connections. The circuit types include:

- 2-way, 2-point cross-connections
- 1-way, 2-point cross-connections
- Multipoint broadcasts with selectable return path
- Multipoint, 1-way broadcast.

In addition, a DACS II frame equipped with the DMB circuit pack supports the following two DS0 multipoint bridging cross-connect types:

- Symmetrical multipoint bridging
- Data polling multipoint bridging.

Note that DMB and virtual circuits are not applicable to Clear-DS1 and Clear-2Mbit/s cross-connections.

Finally, a DACS II frame equipped with the SRM and MJU circuit packs provides cross-connections and multipoint junctions of the standard DDS data rates (2.4, 4.8, 9.6, 56 kb/s).

For additional details and allowed options, see the documentation shown in the beginning.

8.2 Cross-Connect Execution Time

The time required to complete a cross-connection depends on many factors, including:

- The type of cross-connection specified
- Other activities occurring in the DACS II
- The bit rate of the administrative links

- The service status of the equipment
- The existence of previous, conflicting cross-connections.

Tables S through W specify DACS II Release 6.0 cross-connect and disconnect performance with the following assumptions:

- All required equipment is in-service.
- There are no conflicting cross-connections.
- DACS II is not currently executing any other command.
- There are no other input messages in queue.
- DACS II MML language is used.

The cross-connect execution times specified do not include input/output times for the cross-connect command on the administrative link. They are defined as from the time at which the DACS II CI/ECI/HECI controller detects a carriage return to the time at which the CI/ECI/HECI controller begins to send out the first output character. The completion of the cross-connection/disconnection occurs earlier.

Table S — Two-point DS0 Cross-Connect/Disconnect Execution Time

Number of DS0s	Cross-Connect Type	Nominal Execution Time (in ms)
Single DS0	2-way, 2-point Cross-Connect	422
	2-way, 2-point Disconnect	1281
	1-way, 2-point Cross-Connect	415
	1-way, 2-point Disconnect	1297
	Terminate and Leave Active	309
	Terminate and Leave Released	294
24 DS0s	2-way, 2-point Cross-Connect	863
	2-way, 2-point Disconnect	1698
	1-way, 2-point Cross-Connect	710
	1-way, 2-point Disconnect	1641
	Terminate and Leave Active	695
	Terminate and Leave Released	505

Table T — DMB Cross-Connect/Disconnect Execution Time

DMB Leg Type	Cross-Connect Type	Nominal Execution Time (in ms)
Symmetrical Leg	Cross-Connect	560
	Disconnect	360
Data Polling Backbone Leg	Cross-Connect	545
	Disconnect	1346
Data Polling Tributary Leg	Cross-Connect	562
	Disconnect	1370

Note that the DMB does not support DS0 ranges and the numbers specified are the times used to establish a DS0 leg. The time required to establish a whole conference is dependent on the number of legs needed.

Table U — Clear-DS1 Cross-Connect/Disconnect Execution Time

Cross-Connect Type	Nominal Execution Time (in ms)
2-way, 2-point Cross-Connect	689
2-way, 2-point Disconnect	756
1-way, 2-point Cross-Connect	559
1-way, 2-point Disconnect	558
Broadcast, Cross-Connect	1003
Broadcast, Disconnect	1904

Table V — Clear-2Mbit/s Cross-Connect/Disconnect Execution Time

Cross-Connect Type	Nominal Execution Time (in ms)
2-way, 2-point Cross-Connect	1387
2-way, 2-point Disconnect	1397
1-way, 2-point Cross-Connect	941
1-way, 2-point Disconnect	923
Broadcast, Cross-Connect	1816
Broadcast, Disconnect	2513

Table W — Subrate Cross-Connect/Disconnect Execution Time

Subrate Circuit Type	Cross-Connect Type	Nominal Execution Time (in ms)
-	Channel Establish	395
2-point	Cross-Connect	358
2-point	Disconnect	368
Multipoint	Cross-Connect	878
Multipoint	Disconnect	1809

9. TEST ACCESS CAPABILITY AND PERFORMANCE

DACS II provides test access for subrate, DS0, Nx64Kbit/s, Clear-DS1 and Clear-2Mbit/s circuits passing through the system. The access of subrate and 2-point DS0 circuits is provided via the Test Access Digroups (TADs) called NPCs for Test Ports (NPCTPs). For 2-point and broadcast Nx64Kbit/s circuits, test access is supported by TADs called NPCs for Test Groups (NPCTGs). Test access of clear DS1 and E1 is provided via Facility Access Digroups (FADs).

An NPCTP has 12 DS0 Test Ports (TPs), each consisting of a pair of DS0 channels. DACS II Release 6.0 supports up to eight NPCTPs for a total of 96 TPs. Each DACS II frame supports up to 400 NPCTGs, which can be used to provision up to 400 Test Groups (TGs) for Nx64Kbit/s test access. Each TG can be provisioned for a particular bandwidth N, where N can be from 1 up to 24 (or 31 for CEPT TGs). NPCTPs, NPCTGs, TPs and TGs are predesignated. FADs are non-channelized digroups/facilities used for clear-DS1 and clear-2Mbit/s test access. FADs are not predesignated and can be set up on a need basis; the number of FADs on a DACS II is limited by the number of available non-channelized DS1s or E1s on a frame.

9.1 Test Access Types

DACS II provides the following test access modes:

- Monitor
- Split
- Hub
- Terminated
- Looped TAD or loopback of FAD.

For details and allowed options, see AT&T DACS II Command and Message Manuals.

9.2 Test Access Execution Time

The time required to complete a test access depends on many factors. These factors include:

- The type of circuit being accessed

- Other activity occurring in the DACS II
- The bit rate of the administrative links
- The service status of the equipment
- The existence of previous, conflicting test connections.

The test access execution times shown in Tables X through AB apply to access of existing 2-way, 2-point DS0 cross connections; 2-way, 2-point non-channelized cross connections; 2-way, 2-point subrate cross connections; and, 2-way multipoint subrate connections between two DS1 signals with the following assumptions:

- All required equipment is in-service.
- There are no conflicting test connections.
- DACS II is not currently executing any other command.
- There are no other input messages in queue.
- DACS II MML message is used.

The time numbers do not include input/output times for the Test Access command on the administrative link. They are defined as from the receipt of the input command termination character by the CI/ECI/HECI to the the outputs of the first character in the command completion message. Completion of the test access connection occurs earlier.

Table X — DACS II DS0 Test Access Execution Time

Access Type	Action	Nominal Execution Time (ms)
MONITOR	Activate	320
	Release	302
SPLIT	Activate	286
	Release	346
TERMINATE AND LEAVE ACTIVE	Activate	240
	Release	250
TERMINATE AND LEAVE RELEASE	Activate	237
	Release	252

Table Y — Nx64Kbit/s Test Access Execution Time

Access Type (N = 1)	Action	Nominal Execution Time (ms)
MONITOR	Activate	528
	Release	683
SPLIT	Activate	680
	Release	859
Access Type (N = 24)	Action	Nominal Execution Time (ms)
MONITOR	Activate	1662
	Release	1834
SPLIT	Activate	2374
	Release	3275
Access Type (N = 30)	Action	Nominal Execution Time (ms)
MONITOR	Activate	2005
	Release	2221
SPLIT	Activate	2962
	Release	4068

Table Z — DACS II Clear-DS1 Test Access Execution Time

Access Type	Direction/End	Action	Nominal Execution Time (ms)
MONITOR	One End	Activate	1381
		Release	1433
	Both Ends	Activate	1536
		Release	1626
SPLIT	One Direction	Activate	1880
		Release	1687
	One End	Activate	1909
		Release	1701
	Both Directions	Activate	2417
		Release	2100
	Both Ends	Activate	2498
		Release	2165
LOOP	One End	Activate	2038
		Release	1914
LOOP FAD	One FAD	Activate	1468

Table AA — DACS II Clear-2Mbit/s Test Access Execution Time

Access Type	Direction/End	Action	Nominal Execution Time (ms)
MONITOR	One End	Activate	1675
		Release	1596
	Both Ends	Activate	2031
		Release	1909
SPLIT	One Direction	Activate	2285
		Release	1947
	One End	Activate	2265
		Release	1986
	Both Directions	Activate	3249
		Release	2601
	Both Ends	Activate	3430
		Release	2587
LOOP	One End	Activate	2443
		Release	2331
LOOP FAD	One FAD	Activate	1696

Table AB — DACS II Subrate Test Access Execution Time

Access Type	Access Point	Action	Nominal Execution Time (in ms)
MONITOR	SRM/MJU	Activate	403
		Release	426
SPLIT	SRM/MJU	Activate	426
		Release	500
<i>Note: All access points are DS0B.</i>			

10. SERVICE RECONFIGURATION

DACS II Release 6.0 offers these functions for service reconfiguration: Alternate Map, Alternate Cross-Connect (ACON), Subrate Roll, DS0 Roll and DS1 Roll.

10.1 Alternate Map Outage Time

The Alternate map outage time is measured from the time the existing cross-connection is disconnected to the time the new cross-connection is established. Table AC lists the alternate map outage time.

Table AC — DACS II Release 6.0 Alternate Map Outage Time

Alternate Map Size (Two-way DS0s)	Outage Time (in ms)
24	786
72	1898
120	3617

10.2 ACON Outage Time

Table AD lists the Alternate Cross-Connect (ACON) function service outage time.

Table AD — DACS II Release 6.0 ACON Outage Time

Circuit Type	Outage Time (in ms)
Two-way, two-point	11
Broadcast Leg	162
Virtual Leg	0.0
DMB Leg	0.0

10.3 Subrate Roll Outage Time

DACS II Release 6.0 supports switching of a subrate DS0-B channel to an alternate DS0-B channel with less than 60 ms of outage time. The actual measured outage time for a DS0-B is 0.5 ms.

10.4 DS0 Roll Outage Time

In DACS II Release 6.0, receive points of an NxDS0 circuit can be switched to alternate receive points with less than 1 ms of outage time. The actual outage time measured for N from 1 to 12 (bandwidth from 56Kbit/s to 768Kbit/s) is 0.0 ms.

10.5 DS1 Roll Outage Time

In DACS II Release 6.0, a DS1 circuit receive point can be switched to an alternate receive point with measured outage time of 4.6 ms, or maximum outage time of 25 ms.

11. ADMINISTRATIVE INTERFACES

11.1 Administrative Link Options

The following DACS II circuit packs are available to provide user options regarding the physical and electrical interfaces of the administrative links:

- Communications Interface (TM658C-CI)
- Enhanced Communications Interface (TM736C-ECI).
- High-speed ECI (TM762-HECI)

The Communications Interface (TM658C-CI) circuit pack provides 6 asynchronous Snider administrative links. The physical and electrical interface conforms to EIA Standard RS-449/423 using fixed waveshaping with a nominal risetime of 10 microseconds. The maximum usable cable length shall not exceed 2000 feet at a transmission rate of 1200 b/s, or 900 feet for transmission rates greater than 1200 b/s. The CI pack supports a maximum baud rate of 9.6k b/s.

The Enhanced Communications Interface (TM736C-ECI) circuit pack provides two synchronous X.25 links and four asynchronous administrative links, two of which are Snider links and two of which may be programmed independently as either Snider or TABS links. The physical and electrical interface of the asynchronous Snider and synchronous links conforms to EIA Standard RS-449/423 using fixed waveshaping with a nominal risetime of 10 microseconds. These ECI links have the same maximum cable length restrictions as those of the CI, described above. The maximum baud rate supported by the ECI pack is 9.6k b/s, for the synchronous and asynchronous links. The electrical interface of the TABS links conforms to inverted EIA Standard RS-485.

The High-speed ECI (TM762-HECI) circuit pack is capable of providing two synchronous X.25 links and four asynchronous links, with the same combinations as those for the ECI pack. The HECI synchronous links are EIA RS-423 compliant for transmission rates 19.2k baud and up to 56k baud, with nominal risetime of 4.4 microseconds, and maximum cable length of 400 feet. HECI RS-423 asynchronous links have maximum transmission rate of 9.6k baud, with nominal risetime of 4.4 microseconds, and maximum cable length of 400 feet. The TM762 circuit pack is compatible with the ECI circuit pack for cable length of 400 feet or less.

11.2 Asynchronous Administrative Links

11.2.1 Physical and Electrical

DACS II provides two types of asynchronous administrative links: Snider links designed with a physical interface according to EIA Standard RS-449 and an electrical interface according to EIA Standard RS-423, and TABS links designed with a physical interface according to EIA Standard RS-449 and an electrical interface according to inverted EIA Standard RS-485.

For the RS-449/423 interfaces, optional passive adapters are available to work with equipment operating according to the following specifications:

- RS-232C DTE

- RS-232C DCE
- RS-423 (twisted pair) - data only connections to DACS II
- CIU - for SLC Series 5 Carrier System feature package C (FPC) remote provisioning.

In the case of RS-423 data only connections to DACS II, this configuration provides only two pairs of signal connections to the DACS II SEND DATA and RECEIVE DATA leads.

11.2.2 Terminal Requirements

Any terminal having the following features is acceptable for communicating with the DACS II equipment, either locally or remotely via suitable modems:

- EIA RS-449 or RS-232C interface with full duplex operation
- ASCII characters (10 bits) with even parity (7 data bits, 1 start bit, 1 stop bit, and 1 parity bit)
- 300, 1200, 2400, 4800, and 9600 baud asynchronous operation.
- Responds with ASCII "ACK" when it receives an ASCII "ENQ" character. DACS II asynchronous Snider links implement the ENQ/ACK communication protocol, provisionable on a per-link basis, with 'enabled' as the default selection.

If the connecting terminal does not respond to DACS II "ENQ" characters, communication between DACS II and the terminal is still possible. However, all DACS II command responses, other than echoes and immediate responses to commands, will be delayed by 2 seconds after an initial delay of 24 seconds. This 2-second delay on the asynchronous links is caused by ENQ/ACK protocol requirements. The delay may cause the output buffer in the DACS II to fill, slowing down responses on other DACS II administrative links as well.

- A terminal has the option to employ the XON/XOFF flow control protocol on DACS II asynchronous Snider links, to temporarily suspend DACS II output messages. This option is provisionable on a per-link basis for Snider links, and the default selection is 'disabled'.

The connection terminal may send DACS II an XOFF ASCII character "DC3" (hexadecimal value 0x13 or CTRL-S), and DACS II will suspend its output for up to 60 seconds. The terminal may send an XON ASCII character "DC1" (hexadecimal value 0x01 or CTRL-Q), prior to the 60-second time limit to resume transmission. If an XON is not received after 60 seconds, DACS II will resume transmission automatically. Additional XOFF characters may be send by the terminal to continue output control. XON/XOFF may only be used while a link is in output mode.

11.2.3 Modem Requirements

The recommended method for administering DACS II frames remotely is via dedicated private line data circuits. For operation over 1200 b/s (asynchronous analog circuits), the recommended modem is an AT&T 202T type or equivalent with the following features:

- Asynchronous, binary, serial, full-duplex operation

- EIA RS-449 or RS-232C interface
- 4-wire private line operation
- 1200 b/s data rate without line conditioning
- Clear-to-send delay of 8 ± 0.3 ms
- Carrier detection:
 - Operate = 6.9 ± 0.4 ms
 - Release = 5.0 ± 0.5 ms
- Soft carrier turn-off: 8 ± 0.4 ms
- Received data is clamped when received line signal is off.

11.3 Synchronous Administrative Links

11.3.1 Packet Assembler/Disassembler Requirements

Any packet assembler/disassembler (PAD) having the following features is acceptable for communicating with the DACS II:

- EIA RS-449 or RS-232C interface
- 300, 1200, 2400, 4800, 9600 b/s operation, or up to 56k b/s with the HECI pack.

Direct connection to a PAD is supported with a passive modem eliminator.

11.3.2 Packet Network Interface Requirements

The recommended method for administering DACS II frames remotely is via dedicated private line circuits. The modem must have the following features:

- Synchronous, binary, serial, full-duplex operation
- EIA RS-449 or RS-232C interface
- 4-wire private line operation
- Received data is clamped when received line signal is off.

11.4 Access Security and Screening

DACS II Release 6.0 provides the following link/user access security and screening feature for applications where it is necessary to administer the system over a public network:

- Input Command Restriction

DACS II input commands are categorized into seven functional groups. Different privileges of entering commands of a particular group are assignable to each link, VC, or user. A command is denied if it is entered from a link/VC/user without the correct privilege.

By setting the appropriate input privileges, access to the administrative links or VCs can be restricted. With the restriction, the link can be accessed only if valid user identification and password are entered.

- Output Message Screening

DACS II provides an output screening feature so that a message of a specific function group will only be generated to the links/VCS/users with the correct screening privilege. This feature can also be used to avoid the receipt of unwanted outputs.

11.5 Security Warning Notice

DACS II provides a feature package to output a security warning notice once a user is logged in, along with the log-in completion message.

11.6 Manual Interface

DACS II provides the following indicators and controls for local maintenance.

Status Panel:

- LEDs indicating the alarm state of the system
- Alarm Cutoff (ACO) switch to silence local audible alarms, with LED display
- System reset switch and reset enable switch
- A local appearance of administrative link No. 1 for temporarily connecting a maintenance terminal
- Lamp test switch.

Power and Fusing:

- LEDs on power units
- Indicator fuses
- Power alarm lamps.

12. POWER AND BATTERY

DACS II is designed to operate from a nominal -48 V dc central office battery plant. Power is delivered by four feeders (A, B, C, D) which are separately fused. Side-0 entities (for example, side-0 Synchronizer Power Unit (OSPU)), are fed by A or B distributions, while Side-1 entities are fed by C or D distributions. Thus, if one of the four frame feeders should fail, transmission is maintained.

Power for low voltage circuits is obtained from power converter units in the DACS II frame. Low voltage fusing and distribution are provided as part of the factory supplied wiring.

12.1 Primary Power Supply Limits

DACS II Release 6.0 primary power supply limits are shown in Tables AE and AF.

Table AE — DACS II Non-enclosed Release 6.0 Primary Power Supply Limits

CONDITION	LIMITS
Normal Input Operating Voltage	-40.5 V to -57.0 V
Input Transient Voltage	-60 Vdc for up to 100ms
Generated Ripple	100 mV rms in any 3 KHz band within the range of 10 KHz to 20 MHz
Generated Noise	56 dBrc0

Table AF — DACS II Release 6.0 ECEF & ESBF Primary Power Supply Limits

CONDITION	LIMITS
Normal Input Operating Voltage	-40.5 V to -57.0 V
Input Transient Voltage	-60 Vdc for up to 100ms
Generated Ripple and Noise	Meet FCC Class B requirements and EMI Standards

12.2 Common Equipment and Unit Power Consumption

Table AG specifies the power consumptions of DACS II Expanded Frame Controller (EFC), ECCN, IFTU, DS3U, and DSPU shelves.

Table AG — DACS II Release 6.0 Unit Power Consumptions

UNIT TYPE	TOTAL POWER (WATTS)
Expanded Frame Controller (EFC)	150
Expanded Cross-Connect Network (ECCN)	24 x (1 + # of units) = 408 max
FTU w/ Series 6, 7 TG80Bs	180
IFTU and DS3U	180
DSPU	180

The numbers are average numbers for fully equipped units. To determine the total power dissipation of a DACS II frame simply add the power consumption of the frame controller, CCN or ECCN, and all units. For example, a fully loaded CEF frame has 16 units, its total power consumption is:

EFC:	150 Watts
ECCN: 24(1+16)=	408 Watts
Units: 180x16 =	2880 Watts
Total:	3438 Watts

12.3 Power Failure Indicators

In the event of a failure in one of the low voltage power converters, a red light emitting diode (LED) is illuminated on the failed unit and an alarm message is transmitted over the administrative links. In addition, summary alarm indications are sent to the office audible and visual alarm systems and to remote systems. DACS II also uses indicator fuses and power alarm lamps to indicate failures.

12.4 Power-on Indicator

A green LED is provided on the faceplate of the DS3U power units as a power-on indicator.

12.5 Power Protection

DACS II Release 6.0 provides an orderable option for dual power feeders, the redundancy provides added protection against transmission failure. In this arrangement dual feeders are wired OR together via diodes, A1 with A2, B1 with B2, C1 with C2, and D1 with D2.

13. PHYSICAL SPECIFICATIONS

13.1 Frame Types

DACS II Release 6.0 frames are available in either Network Bay Frame (NBF) or enclosed frame constructions. Release 6.0 software also supports existing Electronic Switching System (ESS) bays for certain configurations.

The dimensions of a NBF bay are:

HEIGHT: 2133mm (7' 0").

DEPTH: 330mm (1' 1") (368mm or 1' 2.5" for retrofit CEF frame).

WIDTH: 660mm (2' 2").

MINIMUM FRONT AISLE: 711mm (2' 6")

MINIMUM REAR AISLE: 584mm (1' 11") (546mm or 1'9.5" for retrofit CEF frame).

The dimensions for an enclosed bay are:

HEIGHT: 2200mm (86.6"), extendable to 2600mm (102.3").

DEPTH: 600mm (23.6"), including front and rear doors, hinges and handles.

WIDTH: 600mm (23.6").

OPEN DOOR: 150mm (5.9") fully opened; 343mm (13.5") at 90-degree angle.

MINIMUM FRONT AISLE: 711mm (2' 6")

MINIMUM REAR AISLE: 711mm (2' 6")

The enclosed bays are Electromagnetic Compatibility (EMC) Compliant, and meet the "European Telecommunication Standard (ETS 300 119-2) for Equipment Practice, Part 2: Engineering Requirements for Racks and Cabinets" FINAL DRAFT, June 1991.

13.2 Frame Configurations

DACS II Release 6.0 supports these frame configurations:

1. Single Bay Frame (SBF): one NBF bay, up to 2 units.
2. Capacity Expansion Frame (CEF): 2 to 7 bays of NBF type, up to 16 units.
3. Non-CEF: 2 or 3 bays of NBF type, up to 6 units.
4. Non-CEF: 2 or 3 bays of ESS type, up to 6 units, (not orderable. software support only).
5. Enclosed SBF (ESBF): one enclosed bay, up to 2 units.
6. Enclosed CEF (ECEF): 2 to 7 enclosed bays, up to 16 units.

For each unit of CEF, ESBF and ECEF frames, DACS II Release 6.0 will support any of these unit types in any position: Integrated Facility Terminating Unit (IFTU), DS3 Unit (DS3U), and Digital Signal Processing Unit (DSPU). SBF, non-CEF and retrofitted frames have some restrictions on the unit types in certain positions.

13.3 Shipping Dimensions

Three standard DACS II shipping dimensions are specified: two bays (one Switch Bay and one Flexible Interface Bay), one bay (one Flexible Interface Bay) and one enclosed bay. The two-bay package is shipped vertically, the one-bay packages are shipped horizontally on their sides. Table AH summarizes the dimensions.

Table AH — DACS II Release 6.0 Shipping Dimensions

CAPACITY	HEIGHT	WIDTH	DEPTH
Two Bays (Not enclosed)	2362mm (93")	1625mm (64")	1117mm (44")
One Bay (Not enclosed)	863mm (34")	2286mm (90")	736mm (29")
One Bay (Enclosed)	850mm (33.5")	2500mm (98.5")	850mm (33.5")

13.4 Installed Weight and Shipping Weight

Table AI specifies the maximum installed weight and shipping weight, for one and two fully equipped DACS II bay(s):

Table AI — DACS II Release 6.0 Frame Weight

EQUIPAGE	INSTALLED WEIGHT*	SHIPPING WEIGHT
Two-Bay (Not enclosed)	800 lbs.	1100 lbs.
One-Bay (Not enclosed)	400 lbs.	500 lbs.
One-Bay (Enclosed)	750 lbs.	1100 lbs.
* Installed weight is less external cables.		

14. ENVIRONMENTAL SPECIFICATIONS

14.1 Temperature and Humidity

DACS II Release 6.0 Enclosed frames are compliant with the ETS 300 119-2 standards, and the Bellcore NEBS requirements, TR-NWT-000063, Issue 4, July 1992, for transportation/storage extremes in temperature and humidity.

DACS II operates under the ambient temperature and humidity conditions shown in Table AJ. These ambient conditions are measured at a location 5 feet above the office floor and 15 inches in front of the equipment. Limits are shown for both normal and long-term conditions. Short-term is defined as no longer than 72 consecutive hours and no more than 15 total days in one year. The maximum rate of temperature change is 15°F per hour.

Table AJ — DACS II Operating Temperature and Humidity Limits

OPERATING TEMPERATURE AND HUMIDITY LIMITS		
CONDITION	NORMAL LIMITS	SHORT-TERM LIMITS
Ambient Temperature	40°F to 80°F	23°F to 80°F
Ambient Humidity	20% to 55%	5% to 90% but not to exceed 0.024 lbs of water/lb of dry air.

14.2 Handling, Transportation, and Office Vibration

During transportation, DACS II will withstand shock, vibration, and temperature and humidity conditions as specified by the Bellcore TR-NWT-000063 NEBS requirements documents.

DACS II Enclosed frames suffer no damage and degradation to performance when subjected to the transportation vibration test and drop-distance test specified in Section 5.4.4 Test 4 of TR-NWT-000063.

14.3 Electrostatic Discharge (ESD)

DACS II Release 6.0 Enclosed frames suffer no equipment damage and no network service-affecting failures exceeding one errored second of transmission, when subjected to 4 kv or 15 kv Electrostatic Discharge (ESD) with the direct air discharge test setup specified by IEC Standard, "Electromagnetics Compatibility for Industrial Process Measurement and Control Equipment, Part 2: Electrostatic Discharge Requirements," 801-2, Second edition, 1991-04.

14.4 Electromagnetic Interference (EMI)

The DACS II Release 6.0 ECEF and ESBF meet these EMI standards: EN 55022 - ETSI Class B, Bellcore TR-NWT-001089, and FCC Class B.

DACS II Release 6.0 CEF meets the EMI specifications described in the remaining subsections.

14.4.1 Radiated Emission

The compliances of DACS II CEF to the Bellcore TR-EOP-000063 and NEBS PUB 51001 requirements for the emission of electromagnetic radiation are detailed below:

- Electric Fields

1. Frequency range from 10 KHz to 30 MHz:

Within this range, the radiated emission performance of DACS II CEF is compliant with the Bellcore criteria specified in TR-EOP-000063, Issue 3, except for the emissions at 24.59 MHz.

2. Frequency range from 30 MHz to 220 MHz:

Within this range, the radiated emission performance of DACS II CEF was measured to be above the FCC Class A emission objectives by at most 23.4 dB at 164.4 MHz.

3. Frequency range from 200 MHz to 1000 MHz:

Within this range, the radiated electric field emission performance of DACS II CEF was above the FCC Class A emission objectives by at most 16.1 dB at 459.2 MHz.

4. Frequency range from 1 GHz to 10 GHz:

Within this range, the radiated emission performance of DACS II CEF is fully compliant with Bellcore emission criteria specified in TR-EOP-000063, Issue 3.

- Magnetic Fields

The DACS II CEF radiated emission measurements for "Magnetic Fields" 60 Hz to 30 MHz are fully compliant with Bellcore TR-EOP-000063, Issue 3, criteria with a minimum of a 3.9 dB margin.

14.4.2 Conducted Emission

DACS II CEF conducted emission performance from 10 KHz to 100 MHz is fully compliant with Bellcore TR-EOP-000063, Issue 3, criteria for the following leads:

- T1 signal leads DS3 shield cables
- remote reset lead
- remote alarm leads
- local alarm leads
- timing extraction leads
- timing distribution leads.

Except for the Feeder C lead, DACS II CEF conducted emission performance on the DC power leads is also compliant with the Bellcore criteria.

14.4.3 Radiated Susceptibility

The compliances of DACS II CEF to the Bellcore TR-EOP-000063 NEBS objectives for the radiated susceptibility are detailed below:

- **Electrical Susceptibility**

1. Frequency range from 10 KHz to 180 MHz:

DACS II CEF is fully compliant with Bellcore TR-EOP-000063 performance criteria when subjected to a radiated electric field with a 10 V/m intensity.

2. Frequency range from 180 MHz to 1000 MHz:

DACS II CEF is fully compliant with Bellcore TR-EOP-000063 performance criteria when subjected to a radiated electric field with a 5 V/m intensity.

3. Frequency range from 1 GHz to 10 GHz:

DACS II CEF is fully compliant with Bellcore TR-EOP-000063 performance criteria when subjected to a radiated electric field with a 10 V/m intensity.

- **Magnetic Susceptibility**

DACS II CEF is fully compliant with Bellcore TR-EOP-000063 performance criteria when subjected to a magnetic field with intensity $H = 50 - 20 \log f$, from 60 Hz through 30 KHz on the front and rear surfaces of the frame.

14.4.4 Conducted Susceptibility

When DACS II CEF power leads are subjected to common mode noise from 10 KHz to 350 KHz, power feeders B and D meet Bellcore TR-EOP-000063 performance objectives; however, power feeders A and C do not. When subjected to common mode noise from 350 KHz to 100 MHz, all four power feeders meet the Bellcore performance objectives.

DACS II CEF T1 signal leads are not affected by the common mode noise for the frequency range from 10 KHz to 100 MHz and are compliant with the Conducted Immunity Objectives given in Bellcore TR-EOP-000063, Issue 3.

14.5 Fire Resistance and Flammability

All components of DACS II Release 6.0 CEF/ECEF/ESBF have an oxygen index of 28% or greater as determined by the American Society for Testing and Materials (ASTM) Standard D2863-77, *Standard Method for Measuring the Minimum Oxygen Concentration to Support Candle-like Combustion of Plastics (Oxygen Index)*, and a 94 V-1 or better rating as determined by Underwriters Laboratories (UL) Standard 94, *Test for Flammability of Plastic Materials for Parts in Devices and Appliances*, in the paragraph titled: "Vertical Burning Test for Classifying Material 94 V-0, 94 V-1, or 94 V-2.

14.6 Underwriters Laboratories Listing

DACS II Release 6.0 CEF meets the Underwriters Laboratories (UL) safety standards

listed under section 1459, second edition, which states the safety standards for telephone equipment in a dedicated equipment room.

UL 1459 & 1950 certifications have been approved for DACS II Release 6.0 ECEF/ESBF (IEC950/EN60950 VDE certifications are pending).

15. SYSTEM RELIABILITY

Table AK provides a summary of the hardware downtime estimates calculated for the DACS II Release 6.0 frames. These downtime estimates are calculated for a DACS II equipped with 16 fully loaded units (maximum configuration). The configuration consists of eight IFTUs, six DS3Us, and two DSPUs.

A 2-hour Mean Time To Repair (MTTR) interval is assumed which includes the dispatch time, diagnostic time, repair time, and time to restore the system back to its original state. The unavailability per DS1/E1 port is the amount of time that a given customer of the DS1/E1 port is unable to transmit or receive signals through DACS II. It is calculated by summing the downtime contribution for each failure mode that affects a given DS1/E1 port. The protection switching capability of the SLC Carrier interface was included in the calculation for the unavailable time of a SLC Carrier DS1 port. The unavailability per DS3 port is the amount of time that a given customer of the DS3 port is unable to transmit or receive signals through DACS II.

Table AK — DACS II Release 6.0 System Reliability Estimates

PARAMETER	DACS II RELEASE 6.0 ESTIMATE (minutes/year)
Unavailability Per DS1/E1 Port	
DDC/DPC PORT (Non-SLC® Carrier)	1.72
SLC 96 Carrier MODE I	0.039
SLC 96 Carrier MODE III	0.039
SLC Series 5 Carrier System FPC	0.039
Unavailability Per DS3 Port	0.053
Total System Outage	0.022

The steady-state failure rate predictions for all circuit packs used in DACS II Release 6.0 are given in Table AL. The basis for steady-state failure rate predictions for each circuit pack is Bellcore TR-NTW-000332, "Reliability Prediction Procedures for Electronic Equipment (RPP)," Issue 4, September 1992. The circuit pack estimates are based on Method I (Parts Count Method) with a 40°C operating temperature and a 50% electrical stress.

Table AL — DACS II Release 6.0 Circuit Pack Failure Rates

Code	Name and Function	FIT Rate (failures/10⁹ hrs)
BBR1	Bus Terminator (BT)	140.00
BBS1	Clock & Control Interface (CCI)	4,117.60
BBS2	Expanded Time Slot Interchanger (ETSI)	2,738.80
KCR1	Multiplexer (MXR)	4,476.60
KCR4	Facility Line Interface (FLI)	4,071.70
KCR5	Enhanced Multiplexer (EMXR)	4,467.00
KCR6	Enhanced MIU (EMIU)	4,300.80
KER1	Formatter (FMT)	3,661.50
KER2	Unit Controller (UC)	4,386.10
SM565	Main Controller Power	1,007.12
SM566	DSP Controller Power	792.20
SM624	Main Controller Power Unit - 60V	1,030.40
TG58B	Synchronizer Power Unit (SPU)	984.40
TG60B	Stratum 3 (TBS3)	4,390.60
TG61B	Time Based E1 Local (TBCL)	4,387.60
TG62B	Time Based E1 Toll (TBCT)	4,390.60
TG63B	Stratum 2 (TBS2)	4,417.80
TG64B	Timing Extractor, Bipolar DS1 (TXB1)	954.20
TG65B	Timing Extractor, 2Mbit/s 120 ohm (TXB2)	953.20
TG66B	Timing Extractor, Composite Clock (64 kb/s)	1,055.70
TG67B	Timing Extractor, Unipolar Clock (TXUC)	585.70
TG68B	Timing Extractor, BSRF Clock (TXRF)	595.70
TG70B	Timing Distribution, Composite Clock (TDCL)	753.80
TG71B	Timing Distribution, Sine 2 MHz (TDS2)	596.80
TG75B	Timing Extractor, 2Mbit/s 75 ohm (TXBT)	954.20
TG79	Format Converter (FC)	350.30
TG80B	Dual Digroup Circuit (DDC)	673.80
TG81	Facility Terminating (FTMI)	814.40
TG97B	Timing Extractor, CCITT Composite Clock (64Kb/s)	1,095.70
TG182	Dual Primary Circuit - 120 ohm (DPC)	1,406.98
TG183	SLC® 96 Carrier DDC (S96D)	679.70
TG184	SLC Series 5 Carrier System (SS5D)	724.50
TG185	Dual Primary Circuit - 75 ohm (DPC)	1,379.98
TG186	Zero Byte TSI Dual Digroup Circuit (ZDDC)	680.20
TG191	Enhanced DDC - ANSI T1 PM (EDDC)	1,322.20
TG192	Enhanced DPC - CCITT PM (EDPC)	2,268.14
TM590	Digital Phase Locked Loop (DPLL)	2,838.50
TM657B	Enhanced Central Processor Unit (CPU)	4,126.00
TM658C	Communications Interface (CI)	3,478.10
TM659C	Secondary Storage Controller (SSC)	3,070.20

Table AL (Continued).

Code	Name and Function	FIT Rate (failures/10⁹ hrs)
TM665	Digital Multipoint Bridge (DMB)	2,265.20
TM736C	Enhanced Communications Interface (ECI)	4,219.60
TM739	Subrate Multiplexer (SRM)	2,591.80
TM740	Multipoint-junction Unit (MJU)	2,663.20
TM747	C-Bit Processor (CPR)	2,501.50
UM28	Unit Bus Extender (UBX)	1,036.80
UM29	Digital Signal Processing Interface (DSPI)	2,270.30
UM56	Expanded Maintenance Circuit (EMTC)	3,300.70
UM71	Expanded Bus Extender (EBX) for CEF	5,343.20
UM72	Expanded Bus Extender (BX2) for non-CEF	3,332.80
UM75B	Expanded Maintenance Circuit (EMTC-60V)	2,715.50
411AA	Power Unit (PU)	2900
484GA	Power Unit (PU)	2800
563A	Power Unit (PU)	2000
ED-2C863	DSPU Fuse Board	84.00
ED-2C980	DS3U Fuse Board	124.00
ED-9C011	IFTU Fuse Board	54.00
ED-9C012	IFTU Fuse Board	54.00
ED-9C015	Disk Drive Assembly	14,114.00
ED-9C016	Tape Drive Assembly	12,196.00
ED-9C017	Status Panel Assembly	12,196.00

16. TERMINOLOGY

This section contains a list of acronyms and abbreviations and their definitions.

TERM	DEFINITION
ACK	Acknowledge
ACO	Alarm Cutoff
ACON	Alternate Cross-Connect
AIS	Alarm Indication Signal or all 1s signal
AMI	Alternate Mark Inversion
AMS	Alternate Message Store
ANSI	American National Standards Institute
B8ZS	Bipolar Eight Zero Substitution
BER	Bit Error Rate
BES	Bursty Errored Second
BOS	Bit-Oriented Signaling
BPV	Bipolar Violation
BSRF	Basic Synchronization Reference Frequency
BT	Bus Terminator
BX	Bus Extender
BX2	Bus Extender 2
CAS	Channel Associated Signaling
CCITT	International Telephone and Telegraph Consultative Committee
CCI	Clock and Control Interface
CCN	Cross-Connect Network
CCS	Common Channel Signaling
CEF	Capacity Expansion Frame
CEPT	Conference Europeene des Postes et Telecommunications
CFA	Carrier Failure Alarm
CGA	Carrier Group Alarm
CI	Communications Interface
CIU	Craft Interface Unit
COFA	Change-Of-Frame-Alignment
COT	Central Office Terminal
CMM	Command and Message Manual
CPR	C-bit Processor
CPU	Central Processing Unit
CRC	Cyclic Redundancy Checking
CSS	Controlled Slip Seconds
CSSP	Path Controlled Slip Seconds

TERM	DEFINITION
CU	Channel Unit
DACS II	Digital Access and Cross-Connect System II
DCLU	Digital Carrier Line Unit
DCE	Data Circuit-terminating Equipment
DCS	Digital Cross-Connect System
DDC	Dual Digroup Circuit
DDS	Digital Data System
DGA	Digroup A
DGB	Digroup B
DM	Degraded Minutes
DMA	Deferred Maintenance Alarm
DMB	Digital Multipoint Bridge
DMI-BOS	Digital Multiplexed Interface-Bit Oriented Signaling
DPC	Dual Primary Card
DPLL	Digital Phase Locked Loop
DS0	Digital Signal Level 0 (64 kb/s)
DS1	Digital Signal Level 1 (1.544 Mb/s)
DS3	Digital Signal Level 3 (44.736 Mb/s)
DS3U	DS3 Facility Terminating Unit
DSP	Digital Signal Processor
DSPC	Digital Signal Processing Circuit
DSPI	Digital Signal Processor Interface
DSPU	Digital Signal Processing Unit
DSX	Digital Signal Cross-Connect
DTE	Data Terminal Equipment
EBX	Expanded Bus Extender
ECCN	Expanded Cross-Connect Network
ECEF	Enclosed Capacity Expansion Frame
ECI	Enhanced Communications Interface
EDDC	Enhanced Dual Digroup Card
EDPC	Enhanced Dual Primary Card
EER	Excessive Error Rate
EFC	Expanded Frame Controller
EMC	ElectroMagnetic Compatibility
EMI	Electromagnetic Interference
EMIU	Enhanced Multiple Interface Unit
EMTC	Expanded Maintenance Circuit
EMXR	Enhanced Multiplexer

TERM	DEFINITION
ENQ	Enquiry
ERS	Errored Seconds
ES	Errored Seconds
ESBF	Enclosed Single Bay Frame
ESD	Electrostatic Discharge
ETSI	Expanded Time Slot Interchanger
ESF	Extended Superframe
FAD	Facility Access Digroup
FAS	Frame Alignment Signal
FB	Fuse Board
FBE	Framing Bit Error
FC	Format Converter
FDL	Facility Data Link
FEBE	Far End Block Error
FFER	Frame Format Error Rate
FLI	Facility Line Interface
FMT	Formatter
FPBw/S	Feature Package B with Specials
FPC	Feature Package C
FrEr	Framing Error
FRER	Framing Error
Fs'	Fs Framing Format
FTM	Facility Terminating Module
FTMI	Facility Terminating Module Interface
FTU	Facility Terminating Unit
HDB3	High Density Bipolar of order 3
HBER	High Bit Error Rate
HECI	High-speed ECI
IEC	International Electrotechnical Commission
IFTU	Integrated Facility Terminating Unit
LAN	Local Area Network
LBO	Line Build Out
LCMA	Loss of CRC-4 Multiframe Alignment
LED	Light-Emitting Diode
LFER	Line Format Error Rate
LFV	Line Format Violation
LFVR	Line Format Violation Rate
LMA	Local Multiframe Alarm

TERM	DEFINITION
LOF	Loss Of Frame
LOFA	Loss Of Frame Alignment
LOFC	Loss Of Frame Count
LOS	Loss of Signal
LRLC	Loss of Receive Clock
MBER	Minor Bit Error Rate
MER	Multiframe Alignment Errors
MC	Main Controller
MI	Maintenance Information
MIU	Multiple Interface Unit
MJ	Major
MJU	Multipoint Junction Unit
MML	Man-Machine Language
MN	Minor
MTTR	Mean Time To Repair
MXR	Multiplexer
NBF	Network Bay Frame
NEBS	Network Equipment Building System
NFW	Not Frame Word
NPC	Network Processing Circuit
NPCTG	NPC Test Group
NPCTP	NPC Test Port
NSA	Nonsignaling Associated
NZCS	No Zero Code Suppression
OA&M	Operation, Administration and Maintenance
OOF	Out-Of-Frame
OS	Operations System
PBA	Primary Block Alarms
PBF	Primary Block Failure
PCM	Pulse Code Modulation
PDS	Program Documentation Standards (Language)
PFWOOF	Pseudo Frame Word Out-Of-Frame
PMA	Prompt Maintenance Alarm
PU	Power Unit
PVC	Permanent Virtual Circuit
PWR/MISC	Power/Miscellaneous
RAI	Remote Alarm Indication
RAIS	Remote AIS

TERM	DEFINITION
RAM	Random Access Memory
RBBER	Remote Bit Error Rate
RFA	Remote Frame Alarm
RMA	Remote Multiframe Alarm
RPP	Reliability Prediction Procedures
RT	Remote Terminal
RTS	Remote Test System
S96D	SLC 96 Carrier DDC
SAFE	Shelf Alarm Far End
SANE	Shelf Alarm Near End
SBF	Single Bay Frame
SCCS	Switching Control Center System
SEFS	Severely Errored Framing Seconds
SERS	Severely Errored Seconds
SES	Severely Errored Seconds
SF	Superframe
SFDT	Signaling Freeze Delay Time
SFI	Synchronization Failure Indication
SLC®	Subscribed Loop Carrier
SPU	Synchronizer Power Unit
SRM	Subrate Multiplexer
SS5D	SLC Series 5 Carrier System FPC DDC
SSC	Secondary Storage Controller
SVC	Switched Virtual Circuit
SYNC	Synchronizer
T1DM	T1 Data Multiplexer
TABS	Telemetry Asynchronous Block Serial
TAD	Test Access Digroup
TB	Time Base
TC	Trunk Conditioning
TG	Test Group
TP	Test Port
TCON	Two-Way Cross-Connection
TLI	Timing Link Interface
TM	Transparent Mode
TS0	Time Slot 0
TS16	Time Slot 16
UAS	Unavailable Seconds

TERM	DEFINITION
UASP	Path Unavailable Seconds
UATC	Unavailable Time Count
UBX	Unit Bus Extender
UC	Unit Controller
UL	Underwriters Laboratories
US	Unavailable Seconds
VAZO	Violating All-Zero Octets
VC	Virtual Circuit
ZBTSI	Zero Byte Time Slot Interchange
ZCS	Zero Code Suppression
ZDDC	ZBTSI DDC